

Date: []

Practice Questions

Ques1 Convert following to Decimal, Hexadecimal and Octal form

a) $(101101.1101)_2$

Binary to Decimal

$$101101.1101 \\ 2^5 2^4 2^3 2^2 2^1 2^0 2^{-1} 2^{-2} 2^{-3} 2^{-4}$$

$$2^5 + 2^3 + 2^1 + 2^0 + 2^{-1} + 2^{-2} + 2^{-4} \\ 32 + 8 + 4 + 1 + 0.5 + 0.25 + 0.0625 \\ (45.8125)_{10}$$

Binary to Hexadecimal

$$\begin{array}{r} 101101.1101 \\ \hline 1011 0101 \\ \hline 1011 \quad 0101 \end{array}$$

A-10
B-11
C-12
D-13
E-14
F-15

What makes you happy?
#HappyCollegeDays

Binary to Octal

$$\begin{array}{r} 101101.1101 \\ \hline 1011 0101 \\ \hline 1011 \quad 0101 \end{array}$$

$$(55.69)_8$$

b) $(11111011.100101)_2$

Binary to Decimal

$$\begin{array}{r} 11111011.100101 \\ \hline 1111 1011 . 1001 01 \\ \hline 1111 \quad 1011 \quad 1001 \quad 01 \end{array}$$

$$2^9 + 2^8 + 2^5 + 2^3 + 2^2 + 2^0 + 2^{-1} + 2^{-3} + 2^{-5} \\ 512 + 256 + 32 + 16 + 8 + 2 + 1 + 0.5 + 0.125 + 0.03125 \\ 269.57845 \quad 269.57845$$

Binary to Hexadecimal

$$\begin{array}{r} 11111011.100101 \\ \hline 1111 \quad 1011 . 1001 \quad 01 \\ \hline 1111 \quad 1011 . 1001 \quad 01 \end{array}$$

Binary to Octal

$$\begin{array}{r} 011111011.10010100 \\ \hline 011 \quad 111 \quad 011 . 100 \quad 100 \\ \hline 011 \quad 111 \quad 011 . 100 \quad 100 \end{array}$$

What makes you happy?
#HappyCollegeDays

$$1273.4501_8$$

Date

Date

$$e) (101101.11)_2$$

Binary to decimal

$$\begin{aligned} & \frac{1}{2^0} + \frac{1}{2^1} + \frac{1}{2^2} + \frac{1}{2^3} + \frac{1}{2^4} + \frac{1}{2^5} \\ & 1 + 2 + 4 + 1 + 0.5 + 0.125 = 7.625 \\ & 7.625 - 7.5 = 0.125 \end{aligned}$$

Binary to Hexadecimal

$$\begin{array}{r} 0010\ 1101 \\ \hline 2\ 4\ 2\ 1\ 4\ 2\ 1\ 2\ 4\ 2\ 1 \end{array}$$

$$(2D.D)_8$$

Binary to Octal

$$\begin{array}{r} 101101.110100 \\ \hline 2\ 4\ 2\ 1\ 4\ 2\ 1\ 4\ 2\ 1\ 0\ 1\ 0\ 0 \end{array}$$

$$(55.64)_8$$

What makes you happy?
#HappyCollegeDays

#

Ques. Convert the following numbers to binary

a) $(12.0625)_{10}$
b) $(41.375)_{10}$

a) $1100.$

$$\begin{array}{r} 0.625 \times 2 = 0.125 \quad 0 \\ 0.125 \times 2 = 0.25 \quad 0 \\ 0.25 \times 2 = 0.5 \quad 0 \\ 0.5 \times 2 = 1.0 \quad 1 \end{array}$$

$$(1100.000)_2$$

b) $001.$
 10100

$$\begin{array}{r} 0.375 \times 2 = 0.750 \quad 0 \\ 0.750 \times 2 = 1.50 \quad 1 \\ 0.50 \times 2 = 1.0 \quad 1 \end{array}$$

$$(100.01)_2$$

What makes you happy?
#HappyCollegeDays

#

$$\begin{array}{r} 241 \\ 220 \\ \hline 210 \\ 20 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 25 \\ 22 \\ \hline 21 \\ 21 \\ \hline 1 \end{array}$$




Ques 5(b) $F(A, B, C, D) = \Sigma m(1, 3, 7, 11, 15) + \Sigma d(0, 2, 5)$

Using NAND

| | $\bar{C}D$ | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ |
|------------|------------|------------------|------|------------|
| $\bar{A}B$ | X | 1 | 1 | X |
| $\bar{A}B$ | 4 | 5X | 1 | 6 |
| $A\bar{B}$ | 12 | 13 | 1 | 14 |
| $A\bar{B}$ | 8 | 9 | 1 | 10 |

$$Y = \bar{A}B + CD$$


Anal.



$$(\bar{AB})(CD)$$

$$AB + \bar{CD}$$

$$(AB)(\bar{CD})$$



$$\overline{AB + CD}$$

What makes you happy \bar{CD}

#HappyCollegeDays

$$\bar{AB} \cdot CD \quad \bar{AB} \cdot \bar{CD}$$

Deriving all gates from NAND Gate

NOT, AND, NOR, OR, XOR, XNOR

NAND

0 0 1

0 1 1

1 0 1

1 1 0

AND using NAND

$$\begin{aligned}x \cdot y &= (x \text{ NAND } y) \text{ NAND } (x \text{ NAND } y) \\&= (\overline{x \cdot y}) \text{ NAND } (\overline{x \cdot y})\end{aligned}$$

Using De-morgan's law

$$= (\overline{x} + \overline{y}) \text{ NAND } (\overline{x} + \overline{y})$$

$$= (\overline{x} + \overline{y}) \cdot (\overline{x} + \overline{y})$$

$$\Rightarrow (\overline{\overline{x} + \overline{y}}) + (\overline{\overline{x} + \overline{y}})$$


$$\Rightarrow \overline{\overline{x} \cdot \overline{y}} + \overline{\overline{x} \cdot \overline{y}}$$

$$\Rightarrow x \cdot y + x \cdot y$$

$$\Rightarrow xy$$

[De-morgan's first theorem]


Date



(ii) OR


$$x+y = (x \text{ NAND } x) \text{ NAND } (y \text{ NAND } y)$$

Proof



(iii) NOT

$$\text{Not } x \approx x \text{ NAND } x$$

2.1st
GATE

- Rules for NAND & NOR
- Derived simplified sof
 - Draw circuit diag using AND, OR, NOR
 - Replace all gates with NAND

What makes you happy?
#HappyCollegeDays

Date


Decoder Circuits

$$n \rightarrow 2^n$$

Inputs Outputs

2 : 4 Line Decoder

| A | B | O/p |
|---|---|------------------|
| 0 | 0 | $y_0 = \bar{AB}$ |
| 0 | 1 | $y_1 = \bar{A}B$ |
| 1 | 0 | $y_2 = A\bar{B}$ |
| 1 | 1 | $y_3 = AB$ |



What makes you happy?

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

A B C $\oplus 1$

| | | | | |
|---|---|---|-------|-------------------------|
| 0 | 0 | 0 | y_0 | $\bar{A}\bar{B}C$ |
| 0 | 0 | 1 | y_1 | $\bar{A}\bar{B}\bar{C}$ |
| 0 | 1 | 0 | y_2 | $\bar{A}BC$ |
| 0 | 1 | 1 | y_3 | $\bar{A}\bar{B}\bar{C}$ |
| 1 | 0 | 0 | y_4 | $A\bar{B}\bar{C}$ |
| 1 | 0 | 1 | y_5 | $A\bar{B}C$ |
| 1 | 1 | 0 | y_6 | ABC |
| 1 | 1 | 1 | y_7 | $A\bar{B}\bar{C}$ |


A decoder is combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.

Implement following boolean functions using 3:8 decoder and external gates

$$f_1(A, B, C) = \Sigma m(1, 3, 5, 7)$$

$$f_2(A, B, C) = \Sigma m(2, 3, 6, 7)$$


What makes you happy?
#HappyCollegeDays



Ques

Design

4:16 decoder using two 3:8 decoder



A is passed as an enable

if A is 0 (switched off the first chip and)
A is 1 (Niche wala 3:8 on hojaega) At a
time only 8 outputs will be there. Coz 1 chip will
be switched on at a time. If $A \rightarrow 0$ ($y_0 - y_7$ Niche)
 $A \rightarrow 1$ ($y_8 - y_{15}$ Niche)

What makes you happy?
#HappyCollegeDays

Encoder

An encoder is combinational digital circuit that performs inverse operation of a decoder and encoder can have 2^n (or fewer) input lines and n output lines.

The output lines generate the binary code corresponding to input value. It is assumed that only one input has a value of 1 at any given time otherwise the circuit is non-functional.

$\Sigma \rightarrow \Sigma$

$\Sigma p - \Sigma \bar{p}$ 3:2 encoder

| Inputs | | | | | | | Outputs | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|---|---|
| D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | A | B | C |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

What makes you happy?
#HappyCollegeDays

Date

(join D values & tie A, B, C = 1 are high, add 1 to 0)


Date

$$A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀



Priority encoder Encoder circuit which includes priority function.

If 2 or more inputs are equal to 1 at the same time, the input having the highest priority will take the precedence.

What makes you happy?
#HappyCollegeDays

#

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Y:2 encoder

| D ₀ | D ₁ | D ₂ | D ₃ | Y ₁ | Y ₀ | V(volt) |
|----------------|----------------|----------------|----------------|----------------|----------------|---------|
| 0 | 0 | 0 | 0 | X | X | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| X | 1 | 0 | 0 | 0 | 1 | 1 |
| X | X | 1 | 0 | 1 | 0 | 1 |
| X | X | X | 1 | 1 | 1 | 1 |

valid ye hata hai ki jo output baro vo valid hain yani.
To first row jahan sab 0 hain to output hi nahi aega, jo
blajinga garbage legga so valid is 0. Baaki main

K-Map Simplification

| | $\bar{D}_2 \bar{D}_3$ | $\bar{D}_2 D_3$ | $D_2 \bar{D}_3$ | $D_2 D_3$ |
|-----------------|-----------------------|-----------------|-----------------|-----------|
| $D_0 D_1$ | 1 | 1 | 1 | 1 |
| $\bar{D}_0 D_1$ | 1 | 1 | 1 | 1 |
| $D_0 \bar{D}_1$ | 1 | 1 | 1 | 1 |
| $D_0 \bar{D}_1$ | 1 | 1 | 1 | 1 |

$$Y_1 = D_2 + D_3$$

Y_1 mein D_2 aur D_3 ke corresponding one hai
Toh like $D_2(1)$ aur $D_3(0)$ ke Y_1 1 hai

$D_2(X)$ aur $D_3(1)$ ke Y_1 1 hai

What makes you happy?
#HappyCollegeDays

Tut k mat mera table jahan $D_2(1)$ aur $D_3(0)$ hai
1-0 $\bar{D}_2 \bar{D}_3$ un parre column + bar 1 daalde
Similarly jahan D_2 1 ho wahan parre
column mein 1 daalde, baakiin 0 ho
phirak vi padta.

for Y_0

| | $\bar{D}_2 \bar{D}_3$ | $\bar{D}_2 D_3$ | $D_2 \bar{D}_3$ | $D_2 D_3$ |
|-----------------|-----------------------|-----------------|-----------------|-----------|
| $D_0 \bar{D}_1$ | 1 | 1 | 1 | 1 |
| $\bar{D}_0 D_1$ | 1 | 1 | 1 | 1 |
| $D_0 D_1$ | 1 | 1 | 1 | 1 |
| $D_0 \bar{D}_1$ | 1 | 1 | 1 | 1 |

assume $D_1(1)$ $D_2(0)$ $D_3(0)$ se matalab hai
Aur $D_3(1)$ se matalab hai

$$Y_0 = D_3 + D_1 \bar{D}_2$$


for V :

| | | | |
|---|---|---|---|
| 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |

What makes you happy?
#HappyCollegeDays

Implementation of 8:1 Mux using 4:1 Mux

Date _____



Ques. $f(A, B, C) = \Sigma m(1, 3, 5, 6)$ using 4:1 mux

fix a variable (say A)

Note: K-Map

| | 00 | 01 | 10 | 11 |
|----------------|----|----|----|----|
| D ₀ | 0 | 1 | 2 | 3 |
| D ₁ | 4 | 5 | 6 | 7 |
| D ₂ | 0 | 1 | A | A |

Circle the Em

Look Column wise

If no circled - 0
Tie or both circled - 1


What makes you happy?
#HappyCollegeDays

one circled - look at respective row
// fixed element
// i.e. A or
thus case

Ques. $f(A, B, C) = \Sigma m(0, 1, 3, 4, 8, 9, 15)$ using 4:1 mux

Date _____

| | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | Q ₂ |
|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
| A' | 2 | 1 | 0 | 9 | 10 | 11 | 12 | 13 | 15 |



What makes you happy?
#HappyCollegeDays

These variables are selection lines in mux


Date

Ques $F(A, B, C, D) = \sum m(0, 3, 5, 8, 9, 10, 12, 14)$

$\Sigma m(1, 2, 4, 6, 7, 11, 13, 15)$

using 8:1 r

| D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| A | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |



What makes you happy?
#HappyCollegeDays

#_____

Date

Ques Implement full adder using two 4:1 mux

| A | B | C | Sum | Carry |
|---|---|---|-----|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Sum: $\Sigma m(1, 2, 4, 7)$

Cout: $\Sigma m(3, 5, 6, 7)$

Sum:

| D ₀ | D ₁ | D ₂ | D ₃ |
|----------------|----------------|----------------|----------------|
| 1 | 0 | 1 | 2 |
| A | 4 | 5 | 6 |


Cout:

| D ₀ | D ₁ | D ₂ | D ₃ |
|----------------|----------------|----------------|----------------|
| 0 | 1 | 2 | 3 |
| 4 | 5 | 6 | 7 |

What makes you happy?
#HappyCollegeDays

#_____

Date []



Demultiplexer

A demultiplexer is a circuit that receives information on a single line and distributes this information on one of 2^i possible output lines.


The selection of specific output lines is controlled by the values of n selection lines.

$D_1 \rightarrow$ Σ_1
 $\times \rightarrow$ Selection line

What makes you happy?
#HappyCollegeDays

\$ _____

Date []




Q = 0

| Input | | | Output | | | |
|-------|----|-----|--------|----|----|----|
| S1 | S0 | Din | D0 | D1 | D2 | D3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |

What makes you happy?
#HappyCollegeDays

\$ _____

Date []




Ques Topic

Ques Implement full adder using demuxes

| Inputs | | | Outputs | |
|--------|---|-----|---------|------|
| A | B | Bin | D | Cout |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Ans Implement 1:8 demux using two 1:4 demux




We add Enable because there should be 3 after selection lines in total

#What makes you happy?
#HappyCollegeDays


$$D = \sum_{i=0}^3 (1, 2, 4, 7)$$

$$\text{Enable } \sum_{i=0}^3 (1, 2, 3, 7)$$



Ans:

#What makes you happy?



Ques

Difference between combinational and sequential circuit.

Combinational

1. Output variables are at all times dependent on the combination of input variables
2. Memory unit is not required
3. They are faster
4. Easy to design
e.g. Parallel Adder

Sequential

1. They depend not only on the present input variables but also on past history of those input variables
2. It is required
3. They are slower because of involvement of memory
4. Comparatively harder to design
e.g. Serial Adder

What makes you happy?
#HappyCollegeDays

Sequential Circuits


1. Latch (Junction of SC)

Latches are bistable elements ($C = 1$) which are used as basic building blocks of most sequential circuits.

Main difference between latches and flip flops is in the method used for changing their state. Flip flops normally sample its input and change its outputs at times determined by clocking signal.

Latch checks all of its inputs continuously and changes its outputs accordingly at any time independent of the clocking signal.

Latch




What makes you happy?
#HappyCollegeDays

Q_n refers to current state
 Q_{n+1} refers to the next state

Date: [] [] []

SR latch



NOR


| A | B | Q_n |
|---|---|-------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Input Output

| S | R | Q_n | Q_{n+1} | |
|---|---|-------|-----------|-------------------|
| 0 | 0 | 0 | 0 | { No change } |
| 0 | 0 | 1 | 1 | { next state } |
| 0 | 1 | 0 | 0 | { Reset } |
| 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 1 | { Set } |
| 1 | 0 | 1 | 1 | |
| 1 | 1 | 0 | X | { Indeterminate } |
| 1 | 1 | 1 | X | |

What makes you happy?
HappyCollegeDays

Gated SR latch



Date: [] [] []

NAND

| | |
|------|------|
| 00 1 | 01 1 |
| 01 1 | 10 1 |
| 10 1 | 11 0 |
| 11 0 | |

In the SR latch we have seen that output changes occur quickly after the input changes occur i.e. latch is sensitive to S and R inputs all the time. However it can be used to create a latch i.e. sensitive to these inputs only when the enable is active.


| En | S | R | Q_n | Q_{n+1} | |
|----|---|---|-------|-----------|-------------------|
| 1 | 0 | 0 | 0 | 0 | { NC } |
| 1 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 0 | 0 | { Reset } |
| 1 | 0 | 1 | 1 | 0 | |
| 1 | 1 | 0 | 0 | 1 | { Set } |
| 1 | 1 | 0 | 1 | 1 | |
| 1 | 1 | 1 | 0 | X | { Indeterminate } |
| 1 | 1 | 1 | 1 | X | |
| 0 | X | X | 0 | 0 | |
| 0 | X | X | 1 | 1 | |

What makes you happy?
HappyCollegeDays

Date

D-latch

Indeterminate state (1 1 nob) has to be avoided. Hence we put a not gate so that the 1 1 state never occurs.



| E | D | Q | \bar{Q} |
|---|---|---|-----------|
| 0 | X | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |


D-latch mein jo input do wali output aata hai:

What makes you happy?

Date

Flip-Flops


Clock



- ↳ edge triggered (flip-flops)
- ↳ level triggered (latches)

If sequential circuits provides an output through leading edge or trailing edge they are known as edge triggered

→ ② Level triggered.



Date

Date

Clock D Q Q_{next}

| | | | | | |
|---------------|---|---|---|---|---|
| level trigger | 0 | x | 0 | 0 | 1 |
| edge trigger | 1 | x | 0 | 0 | 1 |


Loipak
ni padta Q se jo input wala output issue hoga edge trigger ke
mein Q wala x hai.

Excitation table

| D | Reset | S |
|---|-------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



Flip-flop actual truth table

| Clock | D | Q | \bar{Q} |
|-------|---|---|-----------|
| ↑ | 0 | 0 | 1 |
| ↓ | 1 | 1 | 0 |



What makes you happy?
#HappyCollegeDays


S-R Flip Flop



What makes you happy?
#HappyCollegeDays


| T | K | Q | Q' | Current |
|---|---|---|----|---------|
| 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 1 | |
| 0 | 1 | 0 | 0 | |
| 0 | 1 | 1 | * | |
| 1 | 0 | * | 1 | |
| 1 | 0 | 1 | 1 | |
| 1 | 1 | 0 | * | |
| 1 | 1 | 1 | * | |

Toggle
00




| T | Q | Q' |
|---|---|----|
| 0 | 1 | 0 |
| 1 | 0 | 1 |

J-K Flip Flop




| Clock | J | K | Q |
|-------|---|---|--------------|
| 0 | 0 | 0 | Hold (off) |
| 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | Toggle (inv) |



Date []

| J | K | Q | Q' |
|---|---|---|----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | X |
| 1 | 1 | X | X |


Date []

J-K Flip FlopToggle

| T | Q | Q' |
|---|---|----|
| 0 | 1 | 0 |
| 1 | 0 | 1 |

What makes you happy?
#HappyCollegeDays

What makes you happy?
#HappyCollegeDays



Date Date Gated D latch


S R En<sub>1</sub>

0 0 Nc

0 1 0 (Reset)

0 0 1 (Set)

1 1 ✕ (Unknown)

NAND

| | | D | Q | Q₁ |
|---|---|-----|-----|---------------|
| | | 0 0 | 0 0 | 0 (Nc) |
| | | 0 1 | 0 1 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |

What makes you happy?
#HappyCollegeDays

Generalised table

In D En<sub>1</sub>

1 0 0

1 1 1

0 ✕ 0

1 1 0

0 1 1

1 0 0

1 0 1

1 1 1

0 1 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

0 1 1


1 0 0

1 0 1

| | $\bar{J}K$ | $\bar{J}K$ | JK | $J\bar{K}$ |
|----|------------|------------|------|------------|
| On | 0 | 0 | 1 | 1 (D) |
| On | 1 | 0 | 0 | 0 (C) |

$B_{in} \quad Out_1 = J\bar{O}_{in} + K O_{in}$

SR Flip Flop



| S | R | Out_1 |
|---|---|-------------------|
| 0 | 0 | No change |
| 0 | 1 | (reset) |
| 1 | 0 | (set) |
| 1 | 1 | * (Indeterminate) |

Date

RACE AROUND CONDITION


Date

JK latch avoids the indeterminant input condition of SR latch by connecting \bar{Q}_n and Q_n outputs to the JK excitation input.

JK latch circuit isn't practical. In this circuit the output is fed back to the input.

Change in the output results a change in the input. Due to this in the +ve half of the clock pulse, If the JK pulse both are high (1,1) that output toggles continuously. This condition is called as (Race around condition)

D - Flip Flop



| D | Out_1 | Out_2 | Out_1 | D | Out_1 |
|---|---------|---------|---------|---|---------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 |


What makes you happy?
HappyCollegeDays

What makes you happy?
HappyCollegeDays

AND $\frac{0-70}{1-50}$ Date

Date

Tangle FF



| T | On | Out1 | T | Out1 |
|---|----|------|---|------|
| 0 | 0 | 0 | 0 | On |
| 0 | 1 | 1 | 1 | On |
| 1 | 0 | 1 | | |
| 1 | 1 | 0 | | |

三
四

What makes you happy?
#HappyCollegeDays

Excitation Tables

The tables which list the required inputs for a given change of state are called as excitator tables.

1) SR.

| On | Onfl | S | R |
|----|------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

2) JK ff

| On | Out + 1 | I | K |
|----|---------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 0 |

What makes you happy?
#HappyCollegeDays

| | |
|-----------|-----------|
| <u>sk</u> | <u>an</u> |
| o | an |
| o | o |
| l | l |
| l | <u>an</u> |

3 E

*) D FF

| D | Qn+1 | T |
|---|------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Date _____

*) T FF

| T | Qn+1 | Qn | T |
|---|------|----|---|
| 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| | | | |
| | | | |

Condition
Toggle active
inactive

What makes you happy?
#HappyCollegeDays

Conversion of flip flops

1) SRFF to DFF

Excitation Table State Table

Inputs →

| D | Qn | Qn+1 | S | R |
|---|----|------|---|---|
| 0 | 0 | 0 | 0 | x |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | x |

state table

D Qn+1

0 0

1 1

excitation

SR

Su Sd Sx Sx

0 0 0 0

0 1 1 0

1 0 0 1

1 1 x 0

What makes you happy?
#HappyCollegeDays

Date

Date


Logic Simplification

Ex-1




$$S = D$$

Ex-2



$$R = \bar{D}$$

Logic Diagram

What makes you happy?

d) SRFF & TFF

Simplification
Table

SR

| | Qn | Qn+1 | S.R |
|---|----|------|-----|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

T

| T | Qn+1 |
|---|------|
| 0 | Qn |
| 1 | Qn |

→ Inputs →

| T | Qn | Qn+1 | S | R |
|---|----|------|---|---|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | X | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |

K-map Simplification

for S:

| T ₀ | Q _n | Q _{n+1} |
|----------------|----------------|------------------|
| 0 | 0 | X |
| 1 | 1 | |

$S = T Q_n$

for T:

| T | Q _n | Q _{n+1} |
|---|----------------|------------------|
| 0 | X | |
| 1 | 1 | |


$T = \bar{Q}_n Q_n$

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Logic DiagramSFF & JKFF

Excitation state


| On | Out | SF | J | K | Out |
|----|-----|----|---|---|-----|
| 0 | 0 | X | 0 | 0 | On |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | X | 0 | 1 | 1 | On |

| J | K | On | Out | S R |
|---|---|----|-----|-----|
| 0 | 0 | 0 | 0 | |
| 0 | 1 | 0 | 0 | |
| 1 | 0 | 1 | 1 | |
| 1 | 1 | 1 | 0 | |

What makes you happy?
#HappyCollegeDays

#_____

| J | K | On | Out | S R |
|---|---|----|-----|-----|
| 0 | 0 | 0 | 0 | 0 X |
| 0 | 0 | 1 | 1 | X 0 |
| 0 | 1 | 0 | 0 | 0 X |
| 0 | 1 | 1 | 0 | 0 1 |
| 1 | 0 | 0 | 1 | 1 0 |
| 1 | 0 | 1 | 1 | X 0 |
| 1 | 1 | 0 | 1 | 1 0 |
| 1 | 1 | 1 | 0 | 0 1 |

K-map.

S = J Qn

| | | | | | |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | X |
| 1 | 0 | 1 | 0 | 1 | 1 |

for R:

What makes you happy?
#HappyCollegeDays

#_____

#_____


Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

logic Diagram




Master slave flip flop

The master slave combination can be constructed for any kind of flip flop. It consists of clock, J-K flip flop as master or clock SR flip flop as a slave. Clock signal is connected directly to the master but it is connected through inverter to the slave ff. Then pulse present at the J and K inputs is transmitted to the output of master flip flop on the +ve clock pulse and it is held there until the -ve clock pulse occurs after which it is allowed to pass through the output of slave flip flop.

What makes you happy?
#HappyCollegeDays

#



| CP | Qn | J | K | Y | Y-bar | Qn+1 |
|-----|----|---|---|----|-------|------|
| +ve | 0 | 0 | 0 | 0 | 0 | NC |
| -ve | 0 | 0 | 0 | NC | 0 | 0 |
| +ve | 0 | 0 | 1 | 0 | NC | NC |
| -ve | 0 | 0 | 1 | NC | 0 | 0 |
| +ve | 0 | 1 | 0 | 1 | 0 | NC |
| -ve | 0 | 1 | 0 | NC | 1 | 1 |
| +ve | 0 | 1 | 1 | 1 | 1 | NC |
| -ve | 0 | 1 | 1 | NC | 1 | 1 |
| +ve | 1 | 0 | 0 | 1 | 0 | NC |
| -ve | 1 | 0 | 0 | NC | 1 | 1 |
| +ve | 1 | 0 | 1 | 0 | NC | NC |
| -ve | 1 | 0 | 1 | NC | 0 | 0 |
| +ve | 1 | 1 | 0 | 1 | 0 | NC |
| -ve | 1 | 1 | 0 | NC | 1 | 1 |
| +ve | 1 | 1 | 1 | 0 | NC | NC |
| -ve | 1 | 1 | 1 | NC | 0 | 0 |

What makes you happy?
#HappyCollegeDays

#

Unit - 2

Digital System

- 1) Set of registers (are a combo of flip flops are +ve edge triggered)
- 2) Set of microoperations (done on register content)
- 3) Control signals

Register Transfer Language (RTL)



- 1) To notation a register we can use alphabets / numerals
- 2) transfer operation ←
- 3) separate microoperation ,
- 4) subfield of a register ()
- 5) separation from a control func" :

Control logic of R₂ being copied to R₁
Date [] [] []



e.g. P: R₁ ← R₂, R₄ ← R₃

→ i.e. if (P=1) transfer content of R₂ to R₁

Different ways on
How to denote any register



What makes you happy?
#HappyCollegeDays



Stored Program Organization

According to this,

Data and instructions are stored together in the RAM.



opcode | Address

one operand + one operand ↑
which operation to perform

Accumulator /

The 2nd operand is considered to be part of a register
which is known as Accumulator (implies reg processes)

What makes you happy?

#HappyCollegeDays

reg

Date

one operand from instruction format
operation instruction format
another operand from accumulator

(PC/nr)
address bus data bus (IR, DR, TR, AC)
SMI Bus

blocks
12 bytes of bits
4096 = 2¹² 4096 lines
(memory is divided
into 12 locations)

Program Counter

PC holds the address of instruction
(Instruction fetch bus & Bus)

Address Reg (addr of Data operand)

[AR]

Instruction Register (Holds the instruction)

[IR]

What makes you happy?
#HappyCollegeDays

Data Register (Holds data operand) 15

Date

[DR]

Temporary Register (Holds temporary results) 15

[TR]

Accumulator (is a processor register) 15

[AC]

Input Register (holds input data) 7

[INR]

(buffer input (input to memory (8445)))

Output Register (holds output) 7

[OUTR]

4096 records
each record holds 16 bit


Instruction format goes through the 1K, data fetched from program counter.

What makes you happy?
#HappyCollegeDays

Direct addressing: If we go to the address then (fixed base) we fetch data only when the base is 0 (so base)

Indirect addressing If used bit is 1, go to address (used bit 2) location but you won't fetch data you'll get an address which a term per holds a data (kind of like a pointer addressing)

What makes you happy?
#HappyCollegeDays




Scanned by CamScanner

Date

Date

A bus structure consists of a set of common lines one for each bit of a register through which binary information is transferred one at a time.

Control signals determine which register is to be selected.



| | So | Si | Op |
|--|----|----|-------|
| The seventh lines of every mux being picked up | 0 | 0 | Reg P |
| | 0 | 1 | Reg B |
| | 1 | 0 | Reg C |
| | 1 | 1 | Reg D |

A bus system with multiplex & registers of n bits each to produce m line common bus. The no. of mux needed is

What makes you happy?
#HappyCollegeDays

common bus or equal to no. of bits in each register. The size of multiplex should be $k \times m$ at multiplex & data bus.

Ques

* digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers.

- How many selection inputs in each mux
- what is size of mux needed.
- How many mux in the bus.

a) Selection inputs = 4

b) $2^{2 \times 8} = 16 \times 1$

c) 22

What makes you happy?
#HappyCollegeDays


Date

Date

Ques # computer uses a memory unit with 256 K words of 32 bits each. A binary instruction has 4 parts. To indicate bit, an address register code part to specify 64 registers and address part.

- How many bits are there in opcode, register code and address part
- How many bits indicate no. of bits in each part
- How many bits are there in data and address inputs of the memory

Ans:



64 registers are represented by (2^6) 6 bits


$$256K = 256 \times 1024$$

$$= 2^8 \times 2^{10} = 2^{18}$$

$$\begin{array}{l} \text{opcode} \\ \hline 2 \\ 32 - (1+6) \\ = 256 \\ = 2^{18} \end{array}$$

(iii) 18 bits : Address bus
32 bits : Data bus

What makes you happy?
#HappyCollegeDays



Instruction Format

- Memory Reference Instruction
- Register Reference Instruction
- Input Output Instruction

Computer may have instructions of several different lengths containing varying number of address. The no. of address fields in the instruction format of a computer depends on the internal organization of the registers it has. Most computers fall into one of the 3 types of C.R.O. organization

- Address Instruction / Stack Organization

What makes you happy?
#HappyCollegeDays

What makes you happy?
#HappyCollegeDays

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

$$X = (A+B) * (C+D)$$

| | |
|--------|--------------------------------|
| Push A | Top of stack $\leftarrow A$ |
| Push B | Top of stack $\leftarrow B$ |
| Add | Top $\leftarrow (A+B)$ |
| Push C | Top $\leftarrow C$ |
| Push D | Top $\leftarrow D$ |
| Add | Top $\leftarrow (C+D)$ |
| Mul | Top $\leftarrow (A+B) * (C+D)$ |
| Pop X | Memory[X] \leftarrow Top |

It is called 0 (Zero) because when operation is given like (add or multiply) we don't specify any address w.r.t. it. Hence zero address instruction.

3) Single Address Instruction / Accumulator Organization

$$X = (A+B) * (C+D)$$

Instruction are LOAD (pick from memory) and STORE (place in memory)

What makes you happy?
#HappyCollegeDays

| You can specify one address instead in this | | Accumulator | memory location of A | Date |
|--|---------------------------|---------------------------|----------------------|------|
| Load A | | AC $\leftarrow M[A]$ | | |
| Add B | | AC $\leftarrow AC + M[B]$ | | |
| Store T | | M[T] $\leftarrow AC$ | | |
| Load C | | AC $\leftarrow M[C]$ | | |
| Add D | | AC $\leftarrow AC + M[D]$ | | |
| Mul T | | AC $\leftarrow AC * M[T]$ | | |
| Store X | | M[X] $\leftarrow AC$ | | |
| 3) Two address instruction / General Register Organisation | | Mov(Register, Memory loc) | | |
| $X = (A+B) * (C+D)$ | | | | |
| MOV R1, A | | | | |
| MOV R1, A | R1 $\leftarrow M[A]$ | | | |
| Add R1, B | R1 $\leftarrow R1 + M[B]$ | | | |
| Mov R2, C | R2 $\leftarrow M[C]$ | | | |
| Add R2, D | R2 $\leftarrow R2 + M[D]$ | | | |
| Mul R1, R2 | R1 $\leftarrow R1 * R2$ | | | |
| Mov X, R1 | M[X] $\leftarrow R1$ | | | |

What makes you happy?
#HappyCollegeDays

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Three Address Instruction / General Register Organization

$$X = (A+B) * (C+D)$$

Add R₁, A, B

$$R_1 \leftarrow M[A] + M[B]$$

Add R₂, C, D

$$R_2 \leftarrow M[C] + M[D]$$

Mult X, R₁, R₂

$$M[X] \leftarrow R_1 * R_2$$

Q- [256 x 32]

Length

Find PC, PR, IR, DR, TR, LR, OR, AC

PC 18

PR 10

IR, DR, TR, AC 32

Instruction Register 32

IF 8

OR 8

What makes you happy?
#HappyCollegeDays

#

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Date

| | | |
|--|--|--|
| | | |
|--|--|--|

Addressing Modes

Specifies a rule for calculating or modifying the address of instruction.

Various types of addressing modes are supported.

- 1. To give programming flexibility to the user.
- To run the address field of the instruction efficiently.

a) Implicit mode

b) Immediate mode

c) Direct Addressing mode

d) Indirect

e) Register Direct

f) Register Indirect

Relative Addressing PC + Add field

Indexed Addressing

Base Register

Auto Increment / Auto Decrement.

What makes you happy?
#HappyCollegeDays

#

Date

Three Address Instruction / General Register Organization

$$X = (A+B) * (C+D)$$

Add R₁, A, B

$$R_1 \leftarrow M[A] + M[B]$$

Add R₂, C, D

$$R_2 \leftarrow M[C] + M[D]$$

Mul X, R₁, R₂

$$M[X] \leftarrow R_1 * R_2$$

Q- [256 K x 32]

Length

Find PC, AR, IR, DR, TR, IR, DR, AC

PC 18

AR 18

IR, DR, TR, AC 32

Instruction Register 32

IR 8

OR 8

What makes you happy?
#HappyCollegeDays# _____

Date

Addressing Modes

Specifies a rule for specifying or modifying the address of instruction.

Variety of addressing modes are supported.

- 1 To give programming flexibility to the user.
- 2 To use the address field of the instruction efficiently.

- a) Implicit mode
 - b) Immediate mode
 - c) Direct Addressing mode
 - d) Indirect
 - e) Register Direct
 - f) Register Indirect
- Relative Addressing PC + Add field
- Indexed Addressing
- Base Register
- Auto increment / Auto Decrement.

#

#

What makes you happy?
#HappyCollegeDays

Date

Memory (RAM)

200 Load to AC
201 Add = 500
202 Next Instruction

LR [200]
R1 [400]
XR [100]

399 1 450
400 700
~~202 + 500~~ 800
600 400
752 345
800 300

Effective Address is the address from where we fetch the operand finally

Implicit Mode - CLA, CMIA (Complement Accumulator)

Immediate Mode - (placing operand in place of Address)

Direct Address Mode -

What makes you happy?
#HappyCollegeDays

#

Date

EA Operand

i) X X
ii) 201 500
iii) 500 800
iv) 700 350
v) X 400
vi) 400 700
 $202 + 500$
 $= 702$
 $100 + 500$
 $= 600$

Base Reg + 500
= EA.

Ques


Two word instruction stored at address stored at w. Address field of instruction stored at w+1 designated by symbol Y. Operand used during execution of the instruction is stored at address symbolized by Z. Index register contains value X. State how Z is calculated

- a) Direct
- b) Indirect
- c) Relative
- d) Indexed

What makes you happy?
#HappyCollegeDays

#

SP



Date

Direct $Z = Y$
Indirect $Z = M[Y]$
Relative $Z = Y + 2^4$
Indexed $Z = X + Y$

Ques: Instruction stored at 300. Add field 301. Add field has the value 400. Processor register R1 contains 200.
Evaluate effective address = Direct
Immediate
Relative
Register indirect
Indexed (R1 as index)

What makes you happy?
#HappyCollegeDays

#

| | Opcode | Address |
|-----|--------|---------|
| 300 | | 400 |
| 301 | | |

200 Never branch

Date

R1 200

PC 300

Direct 400
Immediate 301
Relative 702
Register indirect 200
Indexed 600

(PC + 4 * 0)

Interrupts

multiple I/O's when bus have to transfer data / they have to tell CPU about doing the operation.

I/O communicates to CPU

(Interrupt)

External
- Internal (Trap)
Software

External interrupts are initiated outside of CPU & memory. Eg: power failure.

What makes you happy?

#HappyCollegeDays

#

Date

If device data transfer

Timedout

Internal Traps caused by currently running programs
e.g. Protection violation in terms of OS

or Register / Stack Overflow

Divide by 0

Opcode violation

Software Interrupt: Internal and External
interrupts are generated by hardware
but software interrupts are initiated by the
execution of an instruction

When you switch from user to kernel mode
(Supervisor call)

Priority Interrupt: (Multiple requests at the
same time to be handled by
the CPU)

1) Software approach (Polling)

2) Hardware approach

What makes you happy?
#HappyCollegeDays

Self:

Date

Register Mode

Address specified in the instruction is the register address.

- Designated operand need to be in register
- shorter address than memory address
- Saving address field in the instruction
- Faster to acquire an operand than the memory addressing
- EA = IR(R)

Interrupts to be handled by the CPU

is handled by ISR (Interrupt Service Routine)

If hard disk sent interrupt then we have to go to the
location of their interrupt request (IRQ) (vector address)

Software polling (2-3 requests sometime) we have
a CBAC (Common Branch Address). It is a routine
for all the devices have the same common.
They are present at a common branch address

Software method is slow but flexible
(Changing priority of devices needs the
routine to be changed, hence flexible)
less costly. (no involvement of hardware)

I_O → Priority Output
PI → Priority Input

Date []

Hardware Method


- ↳ faster
- ↳ not flexible (changing the whole architecture)
- ↳ was costly.

2 approaches

- 1 Serial Hardware Approach
- 2 Parallel Hardware Approach

Note:
System uses only Serial Hardware Approach (Daisy Chaining)

These are hardware components involved here



CPU acknowledges the processor and sends the interrupt acknowledgement signal

What makes you happy?
#HappyCollegeDays

Priority are set according to data transfer speeds

Date []

Each of the device generates interrupt and gives (VAD) (the address of that 1K) VAD is connected with the processor bus address bus

From Device 2, Device 3 goes interrupt

Serial fashion interrupt generating technique (Daisy Chaining)


(Topics online)

- Reduced Instruction Set Computer (RISC)
- Complex Instruction Set Computer (CISC)

1 2 3 4

| | | | | Memory Cells |
|---|--|---|--|--------------|
| 1 | | | | |
| 2 | | * | | |
| 3 | | | | |
| 4 | | * | | |
| 5 | | | | |
| 6 | | | | |

RISC / software oriented approach
LOAD A, 2x3
LOAD, 4x4
MUL A,B
STORE 2x3;



CISC Complex instruction on the hardware

What makes you happy?
#HappyCollegeDays

#

PO → Priority Output
PI → Priority Input

Date

Hardware Method

- ↳ faster
- ↳ not flexible (changing the whole architecture)
- ↳ very costly


2 approaches

1. Serial Hardware Approach
2. Parallel Hardware Approach

Mid-term

Systems use only Serial Hardware Approach (Daisy Chaining)

These are hardware components involved here



CPU acknowledges the processor and sends the interrupt acknowledgement signal

What makes you happy?
#HappyCollegeDays

Priority are set according to data transfer speed

Date


Each of the device generates interrupt and pass (VAD) (the address of that ISR) VAD is connected with the processor bus (address bus)

e.g. Device 1, Device 2, Device 3 have interrupt

Serial fashion interrupt generating technique (Daisy Chaining)

(Topic online)

Reduced Instruction Set Computer (RISC)
Complex Instruction Set Computer (CISC)



CISC Complex instruction on few hardware




What makes you happy?
#HappyCollegeDays

Date

RISC main PIPELINING implemented hai.
CISC main nahi kada hai

What is Pipelining?

Ans:



At the end of 4th clock cycle

1st process over at 4th clock cycle
2nd 5th clock cycle
3rd process

Because 1st process ke each desire thi, asakte, hai

RISC sefai because each instruction is of 1 clock cycle

What makes you happy?
HappyCollegeDays

Clock cycles different hai. To pipelining nahi karta
Ye CISC main hata hai
CISC main multi-clock cycle ki instruction hai

CISC microprogrammed control unit use krata hai
(software)
(Gates)

RISC hardwired control unit (hardware)

CISC addressing modes zyada hai
RISC addressing modes kam hai

CISC no of instructions more
RISC no. of instructions less

CISC no of registers less (coz was space taken by transistors)

RISC no of registers more (transistors less)

RISC (program code kam hata hai)

CISC Assembly code lena hi size, thus occupying less RAM
RISC Assembly code more in size, more RAM

What makes you happy?
HappyCollegeDays

Instruction Cycle

1. Fetch the instruction
2. Decoding the instruction
3. Calculate the effective address if there is indirect addressing
4. Execute the instruction

program (has multiple instructions)

for each instruction these 4 steps will repeat


(a) Fetch and Decode:

Timing signal T_0 $AR \leftarrow PC$ 0 1 0 (S_0, S_1, S_2)
 T_1 $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$ 1 1 1

Decade) T_2 $D_7 \dots D_0 \leftarrow IR(15:0)$, $AR \leftarrow IR(0:11)$, $I \leftarrow IR(15)$

↓
Address to decoder

↑
Mux bit



What makes you happy?
#HappyCollegeDays

What makes you happy?
#HappyCollegeDays

SC → sequence counter

Date

1) Register Reference Instruction

They are recognized when $D_7 = 1$ and $I \geq 0$

Control function : $D_7 I^T_3$

$B = IR(D) \quad D = 0, 1, 2, \dots, 11$

| | | | |
|-------------------------------|-----|--------|---|
| Clear accumulator | CLA | $\#H$ | $AC \leftarrow 0$ |
| Load E (flip flop) | CLE | $\#B1$ | $E \leftarrow 0$ |
| Complement AC | CMA | $\#B2$ | $AC \leftarrow \bar{AC}$ |
| Complement E | CME | $\#B3$ | $E \leftarrow \bar{E}$ |
| Circulate right | CIR | $\#B7$ | $AC(15) \leftarrow E, AC \leftarrow circ(AC), E \leftarrow AC[0]$ |
| Circulate left | CLL | $\#B8$ | $AC(0) \leftarrow E, AC \leftarrow circ(AC), E \leftarrow AC(15)$ |
| Implicit | INC | $\#B5$ | $AC \leftarrow AC + 1$ |
| skip if accumulator is zero | SPA | $\#B4$ | $AC(15) = 0$ $PC \leftarrow PC + 1$ |
| (skip if accumulator is zero) | SNA | $\#B3$ | $AC(15) \neq 0$ $PC \leftarrow PC + 1$ |
| skip if accu in zero | SZA | $\#B2$ | $iif (AC=0)$ $PC \leftarrow PC + 1$ |
| skip if E flip flop | SZE | $\#B1$ | $iif (e=0) / (e=1)$ $PC \leftarrow PC + 1$ |
| halt | HLT | $\#B0$ | $SC \leftarrow 0$ |

What makes you happy?
#HappyCollegeDays

SC → sequence counter

Date

⇒ PPT lecture 14 slide 33

Date

2) Memory Reference Instructions

15 14 13 12 11
I O Rende add

D0 : AND.

D0Ty : DR ← MEM[R]

D0Ts : AC ← AC ∧ DR, SC ← 0

D1 ADD

D1Ty : DR ← MEM[R]

D1Ts : AC ← DR + AC, E ← const, SC ← 0

D2 LDA (load to accumulator)

D2Ty : DR ← MEM[R]

D2Ts : AC ← DR, SC ← 0

D3 STA (store to memory)

D3Ty : MEM[R] ← AC, SC ← 0

D4 BUN (Branch Unconditionally) (Jump anywhere in the program)

D4Ty

PC ← AR

BSA (Branch and save return address)

D5Ty : M[AR] ← PC, AR ← AR + 1

D5Ts : PC ← AR, SC ← 0

What makes you happy?

#HappyCollegeDays

Instruction Pipeline

Phases of an Instruction Cycle

- 1) Fetch an instruction from memory
- 2) Decode the instruction (using Hardwired control unit)
- 3) Calculate effective address of the operand
- 4) Fetch the operands from memory
- 5) Execute the operation
- 6) Store the result in proper place

4 Stage Pipeline

F1 Fetch

DA Decode


F0 Operand fetch

EX Execute


Date

Date

Without pipelining



Pipelined



when a (branch) or (interrupt) comes, \rightarrow we have to go to Interrupt Service Routine (ISR), then the program will jump to ISR.
In both these cases pipelining isn't possible

just
go to address

What makes you happy?
#HappyCollegeDays

Hazards of Pipelining:

3 types of problems

1. Structural Hazards - (Resource conflicts)

Hardware resources required by the instructions in simultaneous overlapped execution can't be met

- 4
- FI and FO can't operate at the same time because some resource is being accessed.

2. Data Hazards (Data Dependency Conflicts)

Occurs when exec of an instruction depends on results of a previous instruction
Can be dealt with:

- Hardware technique (Interlock, Squeezing) stalling
 - Software technique (Instruction scheduling (Compiler) for delayed load)
- NOP (no operation) : wastes the CPU cycle in an instruction

What makes you happy?
#HappyCollegeDays

Date [] [] []

Control Hazards (control branch or interrupt with)

Branch target address is not known until branch instruction is completed

Solutions

Prefetch Target Instruction

Branch Target Buffer

Loop Buffer

Branch Prediction

Delayed Branch


Associate Memory (faster) / has a parallel search

Translation look aside Buffer

Content addressable Memory

What makes you happy?
#HappyCollegeDays

#_____



RISC Pipeline

RISC is a machine that has a very fast clock cycle.
It executes at the rate of one instruction per cycle.

Solves data hazard using DELAYED LOAD (using ALU)

Solves control hazards using DELAYED BRANCH
Compiler analyzes the instructions before and after the branch and rearranges the program sequence by moving useful instructions in the delay steps

What makes you happy?
#HappyCollegeDays

#_____

Microoperations: operation performed on register

Date

Microprogram Control Unit

Hardwired:



Control signals are generated using hardware

Microprogrammed:

- Consists of a program called microprogramme.
- Consists of microinstructions.
- It is a part of memory (ROM)
- program is responsible for generating control signals

The register in here is CAR: Control Address Register

CDR: Control Data Register



What makes you happy?
#HappyCollegeDays

CDR is register called a Pipeline register because the microinstruction in it which generates microoperations generated over the next address to be placed in there

What makes you happy?
#HappyCollegeDays

Date

#