



PANIPAT INSTITUTE OF ENGINEERING & TECHNOLOGY

(Approved by AICTE, New Delhi & Affiliated to Kurukshetra University, Kurukshetra)

MPI

Sapna Arora
Assistant Professor
PIET(ECE)



PIN DIAGRAM OF 8086

Intel 8086

Intel 8086 was launched in 1978.

It was the first 16-bit microprocessor.

This microprocessor had major improvement over the execution speed of 8085.

It is available as 40-pin Dual-Inline-Package (DIP).



Intel 8086

It is available in three versions:

8086 (5 MHz)

8086-2 (8 MHz)

8086-1 (10 MHz)

It consists of
29,000 transistors.



Intel 8086


It has a 16 line data bus.

And 20 line address bus.


It could address up to 1 MB of memory.

It has more than 20,000 instructions.

It supports multiplication and division.



Pin Diagram of Intel 8086



AD₀ – AD₁₅

Pin 16-2, 39 (Bi-directional)


These lines are multiplexed bi-directional address/data bus.

During T₁, they carry lower order 16-bit address.

In the remaining clock cycles, they carry 16-bit data.

AD₀-AD₇ carry lower order byte of data.

AD₈-AD₁₅ carry higher order byte of data.





Time Multiplexing

When the same pin has different functions during different time cycles, that pin is said to be time multiplexed.

Aren't all humans time multiplexed?


$A_{19}/S_6, A_{18}/S_5, A_{17}/S_4, A_{16}/S_3$

Pin 35-38 (Unidirectional)

These lines are multiplexed unidirectional address and status bus.

During T_1 , they carry higher order 4-bit address.

In the remaining clock cycles, they carry status signals.



GND

AD₁₅AD₁₃AD₁₁AD₉AD₈AD₇AD₆AD₅AD₄AD₃AD₂AD₁AD₀

CLK

GND

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

8086

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

V_{cc}AD₁₅A₁₆ / S₃A₁₇ / S₄A₁₈ / S₅A₁₉ / S₆

S ₃	S ₄	Segment
0	0	Extra
0	1	Stack
1	0	Code
1	1	Data

S₅ indicates interrupt
flag is set

S₆ is 0

READY

RESET



Active High/Active Low?

- Describes how a pin is activated.
- Active high pins are enabled when set to 1
- Active low pins are enabled when set to 0
- By default all pins are directly connected to the Vcc.
- Active low pins are connected via NOT gate
- If we do not want certain pins to be active by default, we will reverse their role.

\overline{RD} (Read)

Pin 32 (Output)

It is a read signal used for read operation.

It is an output signal.

It is an active low signal.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	BHE/S7
AD8	8	33	MN/MX
AD7	9	32	\overline{RD}
AD6	10	31	RQ/GT0
AD5	11	30	RQ/GT1
AD4	12	29	LOCK
AD3	13	28	S2
AD2	14	27	S1
AD1	15	26	S0
AD0	16	25	QS0
NMI	17	24	QS1
INTR	18	23	TEST
CLK	19	22	READY
Vss (GND)	20	21	RESET

8086

HOLD
HLDA
 \overline{WR}
 $\overline{M/\overline{IO}}$
 $\overline{DT/\overline{R}}$
 \overline{DEN}
ALE
 \overline{INTA}

READY


Pin 22 (Input)

This is an acknowledgement signal from slower I/O devices or memory.

It is an active high signal.

When high, it indicates that the device is ready to transfer data.

When low, then microprocessor is in wait state.



RESET


Pin 21 (Input)


It is a system reset.

It is an active high signal.

When high, microprocessor enters into reset state and terminates the current activity.

It must be active for at least four clock cycles to reset the microprocessor.





BHE = 0
Enable data on D₈ – D₁₅

BHE = 1
Enable data on D₀ – D₇

S₇ reserved for future

INTR

Pin 18 (Input)

It is an interrupt request signal.

It is active high.

It is level triggered.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\text{GT0}$ HOLD
AD5	11	30	$\overline{\text{RQ}}/\text{GT1}$ HLDA
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ $\text{M}/\overline{\text{IO}}$
AD2	14	27	$\overline{\text{S1}}$ $\text{DT}/\overline{\text{R}}$
AD1	15	26	$\overline{\text{S0}}$ $\overline{\text{DEN}}$
AD0	16	25	QS0 ALE
NMI	17	24	QS1 $\overline{\text{INTA}}$
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET

NMI

Pin 17 (Input)

It is a non-maskable interrupt signal.

It is an active high.

It is an edge triggered interrupt.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\text{GT0}$ HOLD
AD5	11	30	$\overline{\text{RQ}}/\text{GT1}$ HLDA
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ $\text{M}/\overline{\text{IO}}$
AD2	14	27	$\overline{\text{S1}}$ $\text{DT}/\overline{\text{R}}$
AD1	15	26	$\overline{\text{S0}}$ $\overline{\text{DEN}}$
AD0	16	25	QS0 ALE
NMI	17	24	QS1 $\overline{\text{INTA}}$
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET


TEST

Pin 23 (Input)

It is used to test the status of math co-processor 8087.

The BUSY pin of 8087 is connected to this pin of 8086.

If low, execution continues else microprocessor is in wait state.



CLK

Pin 19 (Input)

This clock input provides the basic timing for processor operation.

The range of frequency of different versions is 5 MHz, 8 MHz and 10 MHz.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\text{GT0}$ HOLD
AD5	11	30	$\overline{\text{RQ}}/\text{GT1}$ HLDA
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ $\text{M}/\overline{\text{IO}}$
AD2	14	27	$\overline{\text{S1}}$ $\text{DT}/\overline{\text{R}}$
AD1	15	26	$\overline{\text{S0}}$ $\overline{\text{DEN}}$
AD0	16	25	QS0 ALE
NMI	17	24	QS1 $\overline{\text{INTA}}$
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET


V_{CC} and V_{SS}

Pin 40 and Pin 20 (Input)

V_{CC} is power supply signal.

+5V DC is supplied through this pin.

V_{SS} is ground signal.





Modes of Operation

Processor needs control over the address, data and control buses to access memory and I/O devices.

- Minimum mode – single processor mode
 - Processor issues control signals
- Maximum mode – multi processor mode
 - The bus controller issues control signals

These modes of operations are available only in 8086/88.

MN / $\overline{\text{MX}}$

Pin 33 (Input)


□ 8086 works in two modes:

□ Minimum Mode

□ Maximum Mode

□ If MN/ $\overline{\text{MX}}$ is high, it works in minimum mode.

□ If MN/ $\overline{\text{MX}}$ is low, it works in maximum mode.




MN / $\overline{\text{MX}}$

Pin 33 (Input)

Pins 24 to 31 issue two different sets of signals.

One set of signals is issued when CPU operates in minimum mode.

Other set of signals is issued when CPU operates in maximum mode.





Pin Description for Minimum Mode

INTA

Pin 24 (Output)

This is an interrupt acknowledge signal.

When microprocessor receives INTR signal, it acknowledges the interrupt by generating this signal.

It is an active low signal.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\text{GT0}$ HOLD
AD5	11	30	$\overline{\text{RQ}}/\text{GT1}$ HLDA
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ $\text{M}/\overline{\text{IO}}$
AD2	14	27	$\overline{\text{S1}}$ $\text{DT}/\overline{\text{R}}$
AD1	15	26	$\overline{\text{S0}}$ $\overline{\text{DEN}}$
AD0	16	25	QS0 ALE
NMI	17	24	QS1 INTA
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET

ALE


Pin 25 (Output)

This is an Address Latch Enable signal.

It indicates that valid address is available on bus $AD_0 - AD_{15}$.

It is an active high signal and remains high during T_1 state.

It is connected to enable pin of latch 8282.



DEN

Pin 26 (Output)

This is a Data Enable signal.

This signal is used to enable the transceiver 8286.

Transceiver is used to separate the data from the address/data bus.

It is an active low signal.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\text{GT0}$ HOLD
AD5	11	30	$\overline{\text{RQ}}/\text{GT1}$ HLDA
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ $\text{M}/\overline{\text{IO}}$
AD2	14	27	$\overline{\text{S1}}$ $\text{DT}/\overline{\text{R}}$
AD1	15	26	$\overline{\text{S0}}$ DEN
AD0	16	25	QS0 ALE
NMI	17	24	QS1 $\overline{\text{INTA}}$
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET

DT / \bar{R}


Pin 27 (Output)


This is a Data Transmit/Receive signal.

It decides the direction of data flow through the transceiver.

When it is high, data is transmitted out.

When it is low, data is received in.






M / $\overline{\text{IO}}$

Pin 28 (Output)

This signal is issued by the microprocessor to distinguish memory access from I/O access.

When it is high, memory is accessed.

When it is low, I/O devices are accessed.




WR

Pin 29 (Output)

It is a Write signal.

It is used to write data in memory or output device depending on the status of M/IO signal.

It is an active low signal.



HLDA

Pin 30 (Output)

It is a Hold Acknowledge signal.

It is issued after receiving the HOLD signal.

It is an active high signal.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\text{RQ}/\overline{\text{GT0}}$
AD5	11	30	$\text{RQ}/\overline{\text{GT1}}$
AD4	12	29	$\overline{\text{LOCK}}$
AD3	13	28	$\overline{\text{S2}}$
AD2	14	27	$\overline{\text{S1}}$
AD1	15	26	$\overline{\text{S0}}$
AD0	16	25	QS0
NMI	17	24	QS1
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET

8086

HOLD
HLDA

HOLD

Pin 31 (Input)

When DMA controller needs to use address/data bus, it sends a request to the CPU through this pin.

It is an active high signal.

When microprocessor receives HOLD signal, it issues HLDA signal to the DMA controller.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\text{RQ}/\text{GT0}$ HOLD
AD5	11	30	$\text{RQ}/\text{GT1}$ HLDA
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ $\text{M}/\overline{\text{IO}}$
AD2	14	27	$\overline{\text{S1}}$ $\text{DT}/\overline{\text{R}}$
AD1	15	26	$\overline{\text{S0}}$ $\overline{\text{DEN}}$
AD0	16	25	QS0 ALE
NMI	17	24	QS1 $\overline{\text{INTA}}$
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
Vss (GND)	20	21	RESET




Pin Description for Maximum Mode

QS₁ and QS₀

Pin 24 and 25 (Output)

These pins provide the status of instruction queue.

Vss (GND)	1	40	Vcc (5P)	
AD14	2	39	AD15	
AD13	3	38	A16/S3	
AD12	4	37	A17/S4	
AD11	5	36	A18/S5	
AD10	6	35	A19/S6	
AD9	7	34	BHE/S7	
AD8	8	33	MN/MX	
AD7	9	32	RD	
AD6	10	31	RQ/GT0	HOLD
AD5	11	30	RQ/GT1	HLDA
AD4	12	29	LOCK	WR
AD3	13	28	S2	M/IO
AD2	14	27	S1	DT/R
AD1	15	26	S0	DEN
AD0	16	25	QS0	ALE
NMI	17	24	QS1	INTA
INTR	18	23	TEST	
CLK	19	22	READY	
Vss (GND)	20	21	RESET	




QS_1	QS_0	Queue Status
0 (low)	0	No Operation. During the last clock cycle, nothing was taken from the queue.
0	1	First Byte. The byte taken from the queue was the first byte of the instruction.
1 (high)	0	Queue Empty. The queue has been reinitialized as a result of the execution of a transfer instruction.
1	1	Subsequent Byte. The byte taken from the queue was a subsequent byte of the instruction.

$\overline{S_0}, \overline{S_1}, \overline{S_2}$ Pin 26, 27, 28 (Output)

These status signals indicate the operation being done by the microprocessor.

This information is required by the Bus Controller 8288.


Bus controller 8288 generates all memory and I/O control signals.



$\overline{S_0}, \overline{S_1}, \overline{S_2}$

Pin 26, 27, 28 (Output)

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Status
0	0	0	Interrupt Acknowledge
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Opcode Fetch
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	Passive




LOCK

Pin 29 (Output)

This signal indicates that other processors should not ask CPU to relinquish the system bus.

When it goes low, all interrupts are masked and HOLD request is not granted.

This pin is activated by using LOCK prefix on any instruction.



$\overline{RQ/GT_1}$ and $\overline{RQ/GT_0}$

Pin 30 and 31 (Bi-directional)

These are Request/Grant pins.

Other processors request the CPU through these lines to release the system bus.

After receiving the request, CPU sends acknowledge signal on the same lines.

$\overline{RQ/GT_0}$ has higher priority than $\overline{RQ/GT_1}$.

Vss (GND)	1	40	Vcc (5P)
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{BHE/S7}$
AD8	8	33	$\overline{MN/MX}$
AD7	9	32	\overline{RD}
AD6	10	31	$\overline{RQ/GT0}$ HOLD
AD5	11	30	$\overline{RQ/GT1}$ HLDA
AD4	12	29	LOCK \overline{WR}
AD3	13	28	$\overline{S2}$ $\overline{M/\overline{IO}}$
AD2	14	27	$\overline{S1}$ $\overline{DT/\overline{R}}$
AD1	15	26	$\overline{S0}$ \overline{DEN}
AD0	16	25	QS0 ALE
NMI	17	24	QS1 \overline{INTA}
INTR	18	23	\overline{TEST}
CLK	19	22	READY
Vss (GND)	20	21	RESET

The Ready & Wait State

The READY input causes wait states for slower memory & I/O components.

A wait state(T_w) is an extra clocking period, inserted between T_2 & T_3 , that lengthens the bus cycle.

If one wait state is inserted, then the memory access time, normally 460 ns with a 5 MHz clock, is lengthened by one clocking period (200ns) to 660 ns.