


EXP - 1

* Aim : Familiarisation with digital trainer kit and associative components.

* Apparatus :- Digital trainer kit



EXPERIMENT - 1

* Aim :- Familiarisation with digital trainer kit and associative components.

* APPARATUS :- Digital trainer kit

* THEORY :- ST2611 Digital lab.

→ DC Power : It provides fixed DC o/p of +5V and -5V and variable DC o/p from +3V to +15V and -3V to -15V.

→ Pulse Generator : It generates stable pulse of frequency range 10 Hz to 1 MHz with TTL and CMOS mode. When TTL mode is selected, amplitude will be compatible with TTL & when CMOS is selected, it is compatible with CMOS.

→ Pulse Switches : Two pulse switches are provided for triggering purpose. Each has two o/p normal and complimentary.

o/p level TTL : High = 5V, Low = 0V

CMOS : High = 3V to 15V
Low = 0V.

* 8-bits DATA SWITCHES :-

→ These switches provide two state i.e high & low.

TTL : high = +5V
low = +0V.

* Logic probe :-

→ When S/P is high, the display will show 'H'.

→ When it is low, it will show 'L'.

→ When no S/P is given, it will show '0', and

→ 'P' in case of transition

* Digital Display :-

→ Two digital displays are provided. These are BCD to 7-segment display, which converts BCD to equivalent decimal no.

* MODE SELECTOR SWITCH :-

→ When switch is put on "TTL" or "CMOS" position O/P of pulse generator, pulse switches, 8-bits data switches and inputs of digital probe 8-bits LED display will meet the high or low level of "TTL" or "CMOS".

2000 1000 500 0 500 1000 2000 3000 4000 5000 6000 7000 8000 9000 10000 11000 12000 13000 14000 15000 16000 17000 18000 19000 20000 21000 22000 23000 24000 25000 26000 27000 28000 29000 30000 31000 32000 33000 34000 35000 36000 37000 38000 39000 40000 41000 42000 43000 44000 45000 46000 47000 48000 49000 50000 51000 52000 53000 54000 55000 56000 57000 58000 59000 60000 61000 62000 63000 64000 65000 66000 67000 68000 69000 70000 71000 72000 73000 74000 75000 76000 77000 78000 79000 80000 81000 82000 83000 84000 85000 86000 87000 88000 89000 90000 91000 92000 93000 94000 95000 96000 97000 98000 99000 100000

var = digit : JTG
var = val

word via golqis set , digit 2ⁱ qle word ~ 14

! 1ⁱ word via hi , val 2ⁱ hi word ~
100 10ⁱ word via hi , nqip 2ⁱ qle on word ~
nqip word go see ni 19 ~

* RESULT → We have performed experiment
at Trainer's kit

we used below qle golqis testigis set ~
Haven't done golqis frameworT of 008
on tomish frameworT of 008

"Zom" → "JTG" method of digits nqip er
Mid-8, zedhiwz q2lwq, nqip er q2lwq go q10
elowq testigis go Hwani has statistics hach
nqip 30ⁱ from w golqis 021 Mid-8
"Zom" → "JTG" go val 40

* MODE SELECTOR SWITCH to TTL POSITIONS :-

Low level = 0V

High level = +5V

Transistor = HI > LO or LO > HI

* MODE SELECTOR SWITCH to 'CMOS' POSITIONS :-

Low level = 0V

High level = +3V to +15V

Transist = HI > LO or LO > HI

* 8-bits LED DISPLAY :-

→ When g/p to this block is high, LED'll glow red & when g/p is low, LED'll glow green.

* RESULT :-



→ We have performed experiment at Trainer's Kit

(B)
24/8/18

Exp-2.

- * Aim → Study of TTL gates - AND, OR, NOT, NOR, NAND, EX-OR and EX-NOR.
- * Apparatus → Trainer kit, connecting wires



AND Gate :-



TRUTH TABLE

| Input | | Output |
|-------|---|--------|
| A | B | Y |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

OR Gate :-



TRUTH TABLE

| Input | | Output |
|-------|---|-----------|
| A | B | Y = A + B |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

EXPERIMENT-2

* Aim : Study of TTL gates - AND, OR, NOT, NOR, NAND, EX-OR and EX-NOR.

* APPARATUS : Trainer kit, connecting wires

* THEORY :

- AND gate - It is an electronic ckt that gives a true O/P only if all its input are true. Dot (.) is used to show AND operation.

$$Y = A \cdot B$$

- OR gate - It is one electronic ckt that gives a true O/P if one or more of its I/P are true. Plus (+) is used to show OR operation.



$$Y = A + B$$

- NOT gate - It is an electronic ckt that produces an inverted version of I/P as its O/P.

- It is also known as inverted
- If the I/P variable is A, the inverted O/P is known as NOT A.
- NOTA is represented by \bar{A} .

$$Y = \bar{A}$$


NOT Gate -



TRUTH TABLE

| Input | Output |
|-------|---------------|
| A | $Y = \bar{A}$ |
| 0 | 1 |
| 1 | 0 |


NOR Gate -



Truth Table

| Input | | Output |
|-------|---|-----------------|
| A | B | $Y = \bar{A+B}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

NAND Gate -



• NOR gate -

- It is a NOT-OR gate which is equal to an OR gate followed by a NOT gate.
- The o/p of all NOR gate are false if any of the input are true.

$$Y = \overline{A+B}$$

• NAND gate -


- It is a NOT-AND gate which is equal to an AND gate followed by a NOT gate.
- The o/p of all NAND gate true if any of input are false.

$$Y = \overline{A \cdot B}$$

• EXOR gate -



- The 'Exclusive-OR' gate is a circuit which will give a true o/p if either, but not both of its two I/P are there.
- An encircled plus sign (\oplus) is used to show Ex-OR operation

$$Y = A \oplus B = \overline{A}B + A\overline{B}$$





Truth Table.

| S/I/P | | O/P |
|-------|---|-----------------------------|
| A | B | $Y = \bar{A} \cdot \bar{B}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



Truth Table

| S/I/P | | O/P |
|-------|---|------------------|
| A | B | $Y = A \oplus B$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



| S/I/P | | O/P |
|-------|---|-------------------|
| A | B | $Y = A \otimes B$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

① Ex-NOR gate

The "exclusive - NOR" gate circuit does the opposite of EXOR gate.

It will give a false O/P if either, but not both of its I/P are true.

The symbol of Ex-OR is a small circle on O/P.

$$Y = A \odot B = \bar{A}\bar{B} + AB$$

* RESULT :-

~~We have studied TTL gates and verified them and also studied their truth table.~~

Q ~~Fin
24/8/18~~



EXPERIMENT - 3

~~Design of all the gates using~~

* Aim - Study of Universal Gates

* Apparatus - Digital Trainer Kit, connecting wires, ICs 7402 and IC 7400.



* NAND gate -



TRUTH TABLE

| Input | Output | | |
|-------|--------|---|--|
| A | B | Y | |
| 0 | 0 | 1 | |
| 0 | 1 | 1 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |

* NOR gate



TRUTH TABLE

| Input | Output | | |
|-------|--------|---|--|
| A | B | Y | |
| 0 | 0 | 0 | |
| 0 | 1 | 0 | |
| 1 | 0 | 0 | |
| 1 | 1 | 1 | |

EXPERIMENT - 3



- * Aim :- Study of universal gate and design of all gates using Universal gate.
- * Apparatus :- Digital trainer kit, connecting wires, IC 7402 (NOR) and IC 7400 (NAND)
- * Theory :-

- Basic Gates - Among all the gates, AND, OR and NOT gate ~~are~~ are called basic gates because these gates have basic operation.
- Universal Gates - NOR and NAND gates are known as Universal Gates because all the rest of six gates can be made by only NAND or only NOR gate.


→ NOR gate -

- It is a NOT-OR gate which is equal to an OR gate followed by a NOT gate.
- The output of all NOR gates are false if any of the I/p are true.
- $$Y = \overline{A + B}$$
- Integrated chip '7402' represents NOR gate.


→ Using NAND gate



iii) Ex-OR gate



iv) Ex-NOR



v) NOT gate




→ NAND gate -


- It is a NOT-AND gate which is equal to an AND gate followed by a NOT gate.
- The output of all the NAND gate is true if any of the input are false.
- $Y = \overline{A \cdot B}$
- Integrated chip '7400' represents NAND gate.

→ using NOR-gate


i) AND gate




ii) OR gate




iii) Ex-OR gate



iv) Ex-NOR gate



v) NOT gate



* RESULT - We have studied universal gates

* RESULT -

→ We have studied universal gates and implemented other gates using only NAND or only NOR gate


(2)

~~Feb
30/8/16~~


EXPERIMENT - 4

- * AIM - To design and utilize a given function using k-map and verify its performance.
- * APPARATUS - Digital Trainer Kit, cutter, plucker
ICs 7408(AND), 7432(OR), 7404(NOT) and connecting wires.


AND gate



OR gate




NOT gate




EXPERIMENT-4

- * Aim → To design and utilise a given function using K-map and verify its performance.
- * Apparatus → Digital trainer kit, cutter, connecting wires, plucker, ICs AND(7408), OR(7432) and NOT(7404).
- * Theory →
- Boolean Algebra -
- ⇒ It differs from both ordinary algebra & the binary number system. In Boolean algebra, $A+A=A$ and $A \cdot A = A$ because variable A has only a logical value.
- Karnaugh map (K-map)
- ⇒ In this, we put the truth table in a compact form by labelling the rows and columns of a map. This is extremely useful & extensively used in minimization of function of 3, 4, 5 or 6 variable. The rows & columns are assigned a binary code (gray code) such that two adjacent rows or column differ in only 1 bit. It consists of no. of squares & each square is called cell.

$$f = \sum_m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$$



$$f = A\bar{C} + \bar{B}\bar{D} + \bar{A}\bar{D}$$



$$f = (\bar{A} + B) \cdot (\bar{A} + \bar{D}) \cdot (B + C + D)$$

* Boolean functions -

A function of 'n' Boolean variables denoted by $f(x_1, x_2, \dots, x_n)$ is another variable of algebra and takes one of the two possible values 0 & 1.

- 1). Sum-of-products (SOP) form - It is also called Disjunctive Normal Form (DNF).

~~Example 1. $f = \sum m\{0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13\}$.~~



~~→ By K-map, it reduces to
 $f = A\bar{C} + \bar{B}\bar{D} + \bar{A}D.$~~

- 2) Product-of-sum (POS) form - It is also called Conjunctive Normal form (CNF).

~~Example 2. $f = \prod m\{2, 8, 9, 10, 11, 12, 14\}$.~~

~~→ By K-map, it reduces to
 $f = (\bar{A} + B) \cdot (\bar{A} + D) \cdot (B + C + D).$~~

- * RESULT - A function is designed & utilised using K-map & its performance is verified.



Result → A function is designed and utilized using K-map & its performance is verified

* RESULT. → ,

→ A function is designed and utilized using R-map, and its performance is verified.


(2) ~~FWA~~
~~13/9/18~~

Experiment - 5.


- * Aim → To design a full adder and half adder circuit
- * Apparatus → Digital trainer kit, multimeter, connecting wires, pliers, ICs 7408 (AND), 7432 (OR), 7404 (NOT).

* Circuit →


AND (7408)



OR (7432)



NOT
(7404)



EXPERIMENT-5

- * Aim → To design a full adder and half adder circuit.
- * Apparatus → Digital trainer kit, cutter, connecting wires, plucker, ICs 7408 (AND), 7432 (OR), and 7404 (NOT).


THEORY →o Karnaugh map -

- It is extremely useful & extensively used in minimisation of function of 3, 4, 5 or 6 variable
 → The row or column are assigned a gray code such that two rows or column differ by one bit.
 → It consists of no. of squares & each square is called cell.

o Adder →


- An adder is a digital logic circuit in electronic that implements addition of numbers
 → In many computers and processors adders are used to calculate address, similar operations of ALU etc.

* Half adder circuit



| A | B | sum | carry |
|---|---|-----|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 |

* Full adder circuit



| A | B | C_{in} | sum | C_{out} |
|---|---|----------|-----|-----------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

K-map:

| C_{in} | 00 | 01 | 11 | 10 |
|----------|----|----|----|----|
| 0 | 0 | 1 | 3 | 1 |
| 1 | 1 | 5 | 7 | 6 |

| C_{in} | 00 | 01 | 11 | 10 |
|----------|----|----|----|----|
| 0 | 0 | 1 | 3 | 2 |
| 1 | 4 | 5 | 7 | 6 |

Sum = $A \oplus B \oplus C_{in}$

Carry = $AB + BC + CA$

Adders are classified into two types :-
half adder and full adder.

1) Half adder circuit.

It adds two binary digits called as augend & addend and produces two outputs as sum & carry. XOR is applied to both inputs to produce sum and AND to produce carry.

Sum and carry are obtained by two inputs A & B

$$\text{Sum} = A\bar{B} + \bar{A}B = A \oplus B$$

$$\text{Carry} = AB$$

2) Full adder circuit

It adds 3 one bit numbers, where two can be referred as operands and one can be referred to as bit carried in. And produces 2-bit output and this can be referred to as output carry & sum. It has 3 inputs A, B and Cin. By K-Map :-

$$\text{Sum} = \bar{A}\bar{B}C + A\bar{B}C + \bar{A}B\bar{C} + AB\bar{C}$$

$$= \bar{A}(B\bar{C} + \bar{B}\bar{C}) + A(C\bar{B} + \bar{C}\bar{B})$$

$$= \bar{A}(B \oplus C) + A(C \oplus \bar{B}) = A \oplus B \oplus C.$$

$$\text{Carry} = AB + BC + CA$$

(2) ~~Two~~

* RESULT →


full adder and half adder circuit are designed.

EXPERIMENT - 6

- * Aim - To design & verify 1-bit comparator.
- * Apparatus - Digital trainer kit, plucker, multimeter, ICs - AND gate (7408), OR gate (7432), NOT gate (7404), connecting wires.

CIRCUIT DIAGRAM :-

ICs.



EXPERIMENT - 6

- * Aim → To design and verify 1-bit comparator.
- * Apparatus → Digital trainer kit, plucker, multimeter, ICs :- AND gate (7408), OR gate (7432), NOT gate (7404), connecting wires.

* Theory

- Comparator - In digital system, comparison of two numbers is an arithmetic operation that determines if one no. is equal to, greater than or less than the other no. So comparator is used for this purpose.
- 1-bit comparator - 1-bit magnitude comparator compares two numbers, each having one bit. for this, truth table and circuit is shown.
Here expression for two input is (A & B) :-


$$L = A < B = \bar{A}B = A \text{ is less than } B$$

$$Eq = A=B = \bar{A}\bar{B} + A\bar{B} = A \text{ is equal to } B = A \oplus B.$$

$$G = A > B = A\bar{B} = A \text{ is greater than } B.$$

* CIRCUIT DIAGRAM & TRUTH TABLE :-

| Input | | Output | | |
|-------|---|---------------|------------|------------|
| A | B | $L(A \leq B)$ | $E_Q(A=B)$ | $G(A > B)$ |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |



* RESULT :- One bit comparator is designed and
 SOA is specified successfully.

- 2-bit comparator - 2 bit magnitude comparator compares two numbers each having two bits (A_1, A_0 & B_1, B_0). Expression is :-
for two signal of 2 bits, let $A(A_1, A_0)$ & $B(B_1, B_0)$.

$$A < B = A_1 B_1 + \overline{A}_1 \overline{A}_0 B_0 + \overline{A}_0 B_1 B_0$$

$$\begin{aligned} A = B = & \overline{A}_1 \overline{A}_0 \overline{B}_1 \overline{B}_0 + \overline{A}_1 \overline{A}_0 B_1 B_0 + A_1 A_0 B_1 B_0 \\ & + A_1 \overline{A}_0 B_1 \overline{B}_0 \end{aligned}$$

$$A > B = \overline{B}_1 A_1 + A_0 \overline{B}_1 \overline{B}_0 + A_1 A_0 \overline{B}_0$$


* RESULT :- one-bit comparator is designed and verified successfully.

(d)

~~27/9/18~~

EXPERIMENT-7

- * Aim → To design a 4-bit even parity checker & verify them.
- * Apparatus → Digital trainer-kit, cutter, plier, IC ExOR(7486), connecting wires.




* TRUTH TABLE →

| A | B | C | D | even parity bit |
|---|---|---|---|-----------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |


EXPERIMENT-7

- * Aim → To design a 4-bit even parity checker and verify them.
- * Apparatus → Digital trainer kit, cutter plucker, IC-EXOR gate (7486) connecting wires
- * Theory →
 - A parity bit or check bit is a bit added to a string of binary code to ensure that the total no. of 1-bits in the string is even or odd.
 - Even parity - for a given set of bits the occurrences of bits whose value is 1. is counted. If count is odd, parity is 1. else 0.
 - Even parity checker - In this, at receiver side, if parity of transmitted string (including parity bit) is odd, then there is error in the transmitted string. It will not tell what the error is, hence called error detection method.

$$\text{Parity bit (P)} = A \oplus B \oplus C \oplus D.$$



$$\text{At receiver side, } Y = A \oplus B \oplus C \oplus D \oplus P$$



If $Y = 0$, there is no error.

If $Y = 1$, there is error while transmission.

RESULT: A 4-bit even parity checker is designed & verified.

(2) ~~Final~~
27/9/18



4. RESULT. - A 4 bit even parity checker
is designed & verified.

Experiment-8

* Aim - To design and verify 4:1 Multiplexer

* Apparatus - Digital Trainer Kit, Plucker, Buffer, IC's 4:1 Mux (74153), OR gate (7432), NOT gate (7404), 3-input AND gate (7411), connecting wires

Circuit Diagram -




EXPERIMENT - 8

- * Aim → To design and verify 4:1 Multiplexer
- * Apparatus → Digital trainer kit, plucker, cutter, IC's - 4:1 Mux (74153), OR gate (7432), NOT gate (7404), 3-input AND gate (7411), connecting wires.

* THEORY →

- Multiplexer - In electronics, a multiplexer (or mux) is a device that selects one of several analog or digital input signals and forwards the selected input into a single line.
- A multiplexer of 2^n inputs has n select lines, which are used to select which input line to send to the output.
- It is also called a data selector.
- It can also be used to implement Boolean functions of multiple variable.
- 4:1 Multiplexer - It consists four data input lines as D₀ to D₃, two select lines as S₀ & S₁, and a single output line Y. The particular input combination on select lines select one of input (D₀ to D₃) to output.



| Input | | | Q/P |
|------------------|-------|-------|-------|
| \overline{STR} | S_1 | S_0 | Q |
| H | X | X | L |
| L | L | L | D_0 |
| L | L | L | D_1 |
| L | H | L | D_2 |
| L | H | H | D_3 |

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1$$

$$S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

I_0

I_1


I_2

I_3

0
1
2
3
4:1
MUX

Strobe

S_1
 S_0



RESULT - 4:1 mux is designed & Verified

→ A 4:1 Mux can be implemented by using basic logic gates. figure shows the logic & circuit of MUX 4:1 which is implemented by four 3-input AND gate, two 1-input NOT gates, and one 4-input OR gate.

* RESULT . - A 4:1 mux is designed and verified experimentally.

②


~~20/10/18~~

EXPERIMENT - 9


* Aim → To verify truth table of JK, T and D flip flop.

* Apparatus → Digital trainer kit, cables, plunger, IC 7473 (JK flip flop) & connecting wires, IC 7404 (NOT)

* Circuit Diagram →




| I/P | | O/P | | | |
|-----------|-----------|-----|---|-----------|-----------|
| \bar{R} | \bar{S} | J | K | Q | \bar{Q} |
| L | X | X | X | L | H |
| H | D | L | L | No change | |
| H | T | L | H | L | H |
| H | T | H | L | H | L |
| H | T | H | H | Toggle | |



EXPERIMENT-9


- * Aim → To verify truth table of JK, T and D flip flop.
- * Apparatus → Digital trainer kit, plucker cutter, IC 7473 (JK flip flop), 7404 (NOT) and connecting wires.
- * Theory →
~~A flip flop - It is the most important memory element made of logic gates.~~
A flip flop known as bistable multivibrator has 2 stable states. Its state can be changed by applying proper triggering signal. It is also called binary or one-bit memory.
- * J-K flip flop - It is very versatile & also the most widely used.
 - When $J=0$ & $K=0$, no change of state takes.
 - $J=0$ & $K=1$, flip flop resets at +ve going edge of clock pulse.
 - $J=1$ and $K=0$, flip flop sets at positive going edge of clock pulse.
 - $J=1$ & $K=1$, flip flop toggles.



$C = 0$, No change.

JK flip-flop


| C | J | K | Q_n | Q_{n+1} | State |
|---|---|---|-------|-----------|-----------|
| ↑ | 0 | 0 | 0 | 0 | No change |
| ↑ | 0 | 0 | 1 | 1 | |
| ↑ | 0 | 1 | 0 | 0 | |
| ↑ | 0 | 1 | 1 | 0 | Reset |
| ↑ | 1 | 0 | 0 | 1 | |
| ↑ | 1 | 0 | 1 | 1 | Set |
| ↑ | 1 | 1 | 0 | 1 | |
| ↑ | 1 | 1 | 1 | 0 | Toggle |



T FF from JK FF

| C | T | Q_n | Q_{n+1} | State |
|---|---|-------|-----------|-----------|
| ↑ | 0 | 0 | 0 | No change |
| ↑ | 0 | 1 | 1 | |
| ↑ | 1 | 0 | 1 | |
| ↑ | 1 | 1 | 0 | Toggle |

$C = 0$ No change.



D FF from JK FF

| C | D | Q_n | Q_{n+1} | State |
|---|---|-------|-----------|-------|
| ↑ | 0 | 0 | 0 | reset |
| ↑ | 0 | 1 | 0 | |
| ↑ | 1 | 0 | 1 | |
| ↑ | 1 | 1 | 1 | set |

$C = 0$ No change.

RESULT :- The truth table of JK, T & D flip-flop are studied and verified.



- * T flip flop - It has a single control input, labelled T for toggle. When T is high, flip flop toggles on every new clock pulse & when T is low, flip flop remains in previous state.
- * D flip flop - It has only one input terminal. It may be obtained by putting inverter between J & K terminals.

② ~~JK~~

- * RESULT - The truth table of JK, T and D flip flop are verified.

EXPERIMENT - 10

- * Aim - To design a 4 bit shift register & verify its working.
- * APPARATUS → Digital trainer kit, plucker IC-7474 (D flipflop) and connecting wires.
- * CIRCUIT DIAGRAM



Logic symbol
of SISO
Shift register

Exp: 10

* Aim → To design a 4 bit shift register and verify its working.

* APPARATUS → Digital trainee kit, plucker, IC - 7474 (D flip flop) & connecting wires.


Theory →

→ Register - When more than one bits of data are to store, a no. of FFs are used. A ~~register~~ is a set of FFs used to store binary data.

The ~~storage capacity~~ of a register means no of bits (1's & 0's) of digital data it can retain.

Serial in parallel out shift register

- A number of FFs connected together s.t. data may be shifted into & shifted out of them is called a shift register.
- In Serial in Parallel Out Shift Register, the data bits are entered into the register serially, but the data stored in the register is shifted out in parallel form.



Logical Diagram of SIPO Shift Register

for eg. Data input is 1011, then at each clock pulse, each input bit flows to next flip flop, and after 4 clock pulses, O/p will be.

| O/P = | Q _D | Q _C | Q _B | Q _A |
|-------|----------------|----------------|----------------|----------------|
| | 1 | 0 | 1 | 1 |

* RESULT - A 4 bit shift register (SIPO) is designed and verified successfully.

once the data bits are stored each bit appears on its resp. output line & all bits are available simultaneously.




(2)
~~THIS~~

* RESULT - A 4 bit SIPO shift register is designed & verified successfully.

EXPERIMENT-11

- * Aim → To design a 3 bit Asynchronous & Synchronous counter.
- * APPARATUS → Digital trainer kit, plucker ICs 7473 (JK FF), 7408 (AND), 7404 (NOT), 7432 (OR) and connecting wires.

CIRCUIT DIAGRAM



EXPERIMENT-11

* Aim → To design a 3-bit Asynchronous & Synchronous counter.

* APPARATUS → Digital trainee kit, pluckers ICS 7473 (JK flip flop), 7408 (AND gate), 7432 (OR gate), 7404 (NOT gate), and connecting wires.


THEORY

→ COUNTER - A digital counter is a set of flip flops whose states can change in response to pulse applied at the input to the counter.

→ ASYNCHRONOUS COUNTER - Also called as Ripple counter or serial or series counter, it is simplest type of counter, easiest to design & requires the least amount of hardware.

→ SYNCHRONOUS COUNTER - They are the counters in which all the FFs triggered simultaneously by the clock-input pulse. They are thus faster than.

Asynchronous counter



A 3-bit UP Asynchronous Counter

Synchronous counter

K-MAP for A 3bit Synchronous UP counter

| | | Q ₃ Q ₂ | 00 | 01 | 11 | 10 |
|----------------|---|-------------------------------|----|----|----|----|
| | | Q ₁ | 0 | 1 | 1 | 0 |
| Q ₀ | 0 | 0 | 0 | 2 | X | X |
| | 1 | 1 | 3 | - | 7 | 5 |

$$J_3 = Q_2 Q_1$$

| | | Q ₃ Q ₂ | 00 | 01 | 11 | 10 |
|----------------|---|-------------------------------|----|----|----|----|
| | | Q ₁ | 0 | X | X | 0 |
| Q ₀ | 0 | 0 | X | X | 0 | 0 |
| | 1 | X | 1 | X | 1 | 1 |

$$K_3 = Q_2 Q_1$$

| | | Q ₃ Q ₂ | 00 | 01 | 11 | 10 |
|----------------|---|-------------------------------|----|----|----|----|
| | | Q ₁ | 0 | X | X | 0 |
| Q ₀ | 0 | 0 | X | X | 0 | 0 |
| | 1 | X | 1 | X | 1 | 1 |

$$J_2 = Q_1$$

| | | Q ₃ Q ₂ | 00 | 01 | 11 | 10 |
|----------------|---|-------------------------------|----|----|----|----|
| | | Q ₁ | 0 | X | X | 0 |
| Q ₀ | 0 | 0 | X | X | 0 | 0 |
| | 1 | X | 1 | X | 1 | 1 |


$$K_2 = Q_1$$

asynchronous counter, because propagation delay is involved less.
But they are complex to design.

| | Q_2 | Q_1 | 00 | 01 | 11 | 10 |
|-------|-------|-------|----|----|----|----|
| Q_1 | 10 | 12 | 1 | 1 | 4 | |
| 0 | 11 | 1 | 1 | 1 | | |
| 1 | X | X3 | X7 | X5 | | |

| | Q_2 | Q_1 | 00 | 01 | 11 | 10 |
|-------|-------|-------|----|----|----|----|
| Q_1 | 0 | 2 | X | X | 6 | |
| 0 | 1 | 3 | 1 | 1 | 5 | 7 |
| 1 | X | X | X | X | | |

$$J_1 = 1 \quad K_1 = 1$$



A 3 bit synchronous up counter

(2+) ~~Ans~~

RESULT → A 3 bit Asynchronous & Synchronous counter are designed & verified successfully.

Date _____
Page No. 27

* RESULT - A 3-bit Asynchronous & synchronous counter are designed & verified successfully.

Teacher's Signature : _____

Index

| Sl No. | Name of the Experiment | Page No. | Date of Experiment | Date of Submission | Remarks |
|--------|--|----------|--------------------|--------------------|-------------------------------|
| 1 | Familiarisation with AIM :- digital trainer kit & associative components | 1-3 | 16/8/18 | 24/8/18 | (B+) |
| 2 | AIM :- Study of TTL gates AND, OR, NOT, NOR, NAND, EXOR and EX-NOR | 4-6 | 16/8/18 | 24/8/18 | (A) Not Submitted |
| 3 | AIM:- Design of all gates using universal gates (NAND & NOR) | 7-9 | 23/8/18 | 30/8/18 | (A) |
| 4 | Aim :- Design & utilise a fun'n using K-map & verify its performance | 10-12 | 30/8/18 | 13/9/18 | (A-) Not Submitted |
| 5. | Aim :- To design a half and full adder ckt | 13-14 | 06/9/18 | 27/9/18 | (A) |
| 6. | Aim - To design & verify 1-bit comparator | 15-16 | 20/9/18 | 27/9/18 | (A-) Not Submitted |
| 7. | Aim To design a 4-bit even parity checker & verify them | 17-18 | 20/9/18 | 27/9/18 | (A) |

I n d e x