Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix some issues in the RV32F extension implementation #27

Merged
merged 1 commit into from
Jul 4, 2023

Conversation

adutilleul
Copy link
Collaborator

Some instructions in the RV32F extension didn't have the right behavior or had some type errors. I fixed what I needed right now but I didn't do a thorough check of all the instructions.

@superlopuh
Copy link
Collaborator

Can you run black . on the project, please?

@adutilleul
Copy link
Collaborator Author

Can you run black . on the project, please?

I don't mind but the formatting issues are not only in my code . To avoid the "bloat" in the diff, should I just make another formatting PR ?

@superlopuh
Copy link
Collaborator

yeah would probably be a useful PR

adutilleul added a commit to xdslproject/xdsl that referenced this pull request Jun 28, 2023
This PR introduces some changes needed to support the handling of
floating point operations (F extension) in the `riscv` dialect and all
the operations themselves, which is necessary for future works.

The main points are:
- Split the class `RegisterType` into two different classes to
distinguish between
integer and floating point registers. This is handy when register
allocating and
also to ensure the soundness of the dialect in order to stay in line
with the ISA.
Thus, the user has to specify directly the type of the register when
using it inside
  an operation (`riscv.ireg` or `riscv.freg`).
- I'm still unsure if that's the best way of doing this, so I'm open to
suggestions.
- I've updated already most of the test suite, including the emulation
tests, where I found some issues in the `riscemu` library which resulted
in a PR (AntonLydike/riscemu#27), still pending
to be merged.
@AntonLydike AntonLydike merged commit 801b165 into AntonLydike:master Jul 4, 2023
3 of 5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants