Skip to content
View Asfagus's full-sized avatar
  • San Jose State University

Block or report Asfagus

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. CRC-Design-Verification CRC-Design-Verification Public

    SystemVerilog 1

  2. Pong_game Pong_game Public

    Pong game written in Verilog implemented on DE-10 Lite FPGA Board

    Verilog 5 1

  3. UVM-Ports UVM-Ports Public

    basic uvm ports implementation

    Objective-C

  4. float16 float16 Public

    This script converts decimal to 16-bit or 32-bit floating point numbers

    Verilog

  5. Network-Switch Network-Switch Public

    Network Switch to work with NOC and the perms

    Verilog

  6. Vending_Machine Vending_Machine Public

    In this project, we designed a vending machine using a Basys3 FPGA and a keypad. The vending machine consists of seven states and after each purchase, the vending machine will go back to the initia…

    Verilog 1