

States


Write

Read

Read & Write

Idle

Initial state



For RW conflict:

- 1) Read data from RAddr
- 2) Write data to WAddr


This way even if $WAddr = RAddr$ there will be no race condition

Idle state:

In this state the output of the NumOUT will be the last output but the Valid flag will be 0


Note: Even in the Write state the NumOUT will be an Unknown or the last value but the Valid flag will be off

Memory Block (Single Port RAM)



Memory Controller

For the most part it is the implementation of the FSM machine that we have analyzed (NOT)



Read

- Rf must be L
- Set the addr to the memory from Raddr
- Set WE flag to 0
- Redirect RAM Dout to NumOUT
- Set Valid to L

Write

- Rf = 0, Wf = L
- Valid = 0
- Set Mem addr to Waddr value and NumIn to RAM Din
- Set NumOUT to RAM Dout

Read & Write

- Rf = L & Wf = L & Valid = L
- MemAddr = RAddr
- Output Read Value
- MemAddr = WAddr
- Write NumIN to RAM

Top level

