Skip to content
View Awadh123's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report Awadh123

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. awadhesh.chauhan awadhesh.chauhan Public

    This repository is about worshop attended by on Advanced physical design

  2. OpenLane OpenLane Public

    Forked from The-OpenROAD-Project/OpenLane

    OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

    Verilog

  3. PV_Workshop_Oct_2022 PV_Workshop_Oct_2022 Public

    This is the public repository of workshop attended on oct 2022

  4. RISC-V_Workshop_November RISC-V_Workshop_November Public

    This workshop is going to have exposure to RISC-V

  5. RegisterTransferLevel RegisterTransferLevel Public

    Forked from whodhruvjoshi/RegisterTransferLevel

    This Repo contains Verilog Codes of RTLs via Xilinx Vivado

    Verilog