



Bluespec Training

Eg02: Warmup exercise; simple state machines

Introduction to "look and feel" of Bluespec Classic and using Bluespec tools, with a simple example illustrating simple state machines, modules and interfaces.





Eg02a: A "Hello World" example

Ever since the classic book "The C Programming Language" by Kernighan and Ritchie in 1978, it has become customary to start with a very simple example to introduce the student to the basic "look and feel" of a language, and to get familiar with basic logistics: how programs texts are organized into files, how to compile them, execute them, and observe results. We shall do the same with BSV.

Our first BSV program just prints "Hello World!" (and a little more!) and halts.

The source code is in Examples/Eg02a HelloWorld/src/Top.bs

Bluespec programs are organized into *modules*. All Bluespec modules have interfaces. This program has only one module ("mkTop"). (This interface is the "Empty" interface type, which has no "methods" to interact with the environment.) mkTop :: Module Empty mkTop =module rules "rl_print_answer": when True ==> do \$display "\n\n**** Deep Thought says: Hello, World! *****" And the answer is: %0d (or, in hex: 0x%0h)\n" 42 42 \$display " \$finish ← \$display is like "printf" in C/C++ (but it also always prints All behavior in Bluespec is expressed using *rules*. This a final newline after the given output). program has one rule ("rl print answer"). A rule is a \$finish is like "exit()" in C/C++—it causes the whole potentially infinite process, i.e., it may "fire" (execute) program to halt immediately (in simulation, that is). repeatedly, forever.

Thus, in this example, the rule only fires once.

Compiling and running: Bluesim

Compiling, linking, and running is similar to compiling, linking and running a C/C++ program.

Here, we show this using the "Bluesim" simulator.

The code can be found in: Examples/Eg02a_HelloWorld/src/Top.bs

You can type the commands as shown below. Or, for your convenience, there is also a Makefile in the Build/ directory, and you can invoke the commands by typing 'make b_compile', 'make b_link' and 'make b_sim', respectively.

```
$ bsc -sim -g mkTop src/Top.bs
checking package dependencies
compiling src/Top.bs
code generation for mkTop starts
Elaborated module file created: mkTop.ba
All packages are up to date.
```

Or: \$ make b_compile

```
$ bsc -sim -e mkTop -o ./mkTop_b_sim
Bluesim object reused: mkTop.{h,o}
Bluesim object created: model_mkTop.{h,o}
Simulation shared library created: mkTop_b_sim.so
Simulation executable created: ./mkTop_b_sim
```

Or: \$ make b_link

```
$ ./mkTop_b_sim
Deep Thought says: Hello, World! The answer is 42.
Or: $ make b sim
```

"bsc" is the Bluespec compiler.

-sim: compile for Bluesim simulator

-g mkTop: top-level modulesrc/Top.bs: top-level source file

"bsc" is also the Bluespec linker

-sim: link for Bluesim simulator

-e mkTop: top-level module

-o ./mkTop_b_sim: name of output executable file

./mkTop_b_sim: run the Bluesim executable like any executable.


Or: \$ make b all

for all 3 steps.

"Deep ...": \$display output is displayed on your screen.

A "hardware" view of our example

There is not much visible hardware in this example, since all the magic is in the \$display and \$finish primitives.



- The hardware generated by bsc is a *hierarchy of module instances* (module instances nested inside module instances).
- Every module has (at least) a CLK (clock) and RST_N (reset) input, and may have other inputs.
 - The environment asserts low (0, False) on RST N for a short period after power is initially applied to the design
 - The environment oscillates CLK between low (0, False) and high (1, True) forever
- \$display and \$finish can be thought of as primitive modules that perform their action when the ENA signal is asserted. In this example, the ENA inputs are driven with the constant True.
 - Although \$display and \$finish are just used in simulation, one could actually build hardware modules that exhibit the same behavior



Compiling and running: Verilog simulation

Here, we show this using a Verilog simulator.

```
$ bsc -verilog -g mkTop src/Top.bs
Verilog file created: mkTop.v
Or: $ make v compile
```

-verilog: generate verilog file ("mkTop.v")

-g mkTop: top-level module

Top.bs: source file

```
$ bsc -verilog -e mkTop -o mkTop_v_sim -vsim iverilog mkTop.v
Verilog binary file created: mkTop_v_sim
```

Or: \$ make v_link

-verilog: link for Verilog simulator

-e mkTop: top-level module

-o mkTop_v_sim : name of output executable file

-vsim iverilog: use "iVerilog" Verilog simulator.

Alternatives: "modelsim" (Mentor), "ncverilog" (Cadence), "vcs" and "vcsi" (Synopsys), "cver" and "cvc" (Tachyon), "veriwell', "isim" (Xilinx)

```
$ ./mkTop_v_sim
Deep Thought says: Hello, World! The answer is 42.
```

Or: \$ make v_sim

./mkTop_v_sim : run the Verilog simulation executable like any executable.

"Deep ...": \$display output is displayed on your screen.

piuespec

Synthesizing for FPGA or ASIC

(We won't actually do this, for this very simple example.)

The first step is the same as for Verilog simulation: generate Verilog files:

```
% bsc -verilog -g mkTop Top.bs
Verilog file created: mkTop.v
```

Or: \$ make verilog

These Verilog files are then synthesized just like any other Verilog files using the synthesis tool of the target technology's vendor:

- ASIC: Design Compiler (Synopsys) or other vendor's RTL synthesis tool
- FPGA: Xilinx Vivado, Altera Quartus, or other vendor's RTL synthesis tool

Please consult the vendor's tools and training for details on how do to this.



Example variations

The supplied code includes three variations:

Eg02a_HelloWorld/	First version (previous slides)
Eg02b_HelloWorld/	Splits the first version into two separately compiled modules: "Top.bs" and "DeepThought.bs"
Eg02c_HelloWorld/	Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer ¹ , while the testbench waits. This will give a first view of rule conditions and method conditions.

We will now go through Eg02b and Eg02c.


The code for the next example can be found in: Examples/Eg02b_HelloWorld/

¹You may have recognized that we are alluding to the book *The Hitchhiker's Guide to the Galaxy* by Douglas Adams (1979). In the book, a supercomputer named Deep Thought is asked to calculate the Answer to the Ultimate Question of Life, the Universe, and Everything. After 7.5 million years, it answers: "42".



Eg02b: Splitting into separately compiled modules

We split our previous program into two modules, a top-level ``testbench" module that instantiates a ``design" module. We define an interface for the design module, containing one ``method". The testbench module invokes this method in the interface to interact with the design.



Compiling and running Eg02b: Bluesim

The code can be found in: Examples/Eg02b HelloWorld/

The source code is in src/Top.bs and src/DeepThought.bs

Build it just like you did Eg02a.

```
$ bsc -u -sim -simdir build_b -bdir build_bsim -info-dir build_bsim -keep-fires -aggressive-conditions -
p .:./src:%/Prelude:%/Libraries -g mkTop src/Top.bs 
checking package dependencies
compiling ./src/DeepThought.bs
code generation for mkDeepThought starts
Elaborated module file created: build_bsim/mkDeepThought.ba
compiling src/Top.bs
code generation for mkTop starts
Elaborated module file created: build_bsim/mkTop.ba
```

Only the top-level file and module need be mentioned; bsc will follow the ``import" links and recompile whatever is needed

Or: \$ make compile

All packages are up to date.

```
$ bsc -e mkTop -sim -o ./mkTop_b_sim -simdir build_bsim -bdir build_bsim -info-dir build_bsim -p .:./src:

%/Prelude:%/Libraries
Bluesim object created: build_bsim/mkTop.{h,o}
Bluesim object created: build_bsim/mkDeepThought.{h,o}
Bluesim object created: build_bsim/model_mkTop.{h,o}
Simulation shared library created: mkTop_b_sim.so
Simulation executable created: ./mkTop_b_sim
```

Code generation and linking of all the modules for Bluesim.

Or: \$ make link

```
% ./mkTop_b_sim
Deep Thought says: Hello, World! The answer is 42.
```

Or: \$ make simulate



Compiling Eg02b into Verilog

Here, we show this using a Verilog simulator.

```
bsc -u -verilog -vdir verilog -bdir build_v -info-dir build_v -elab -keep-fires -aggressive-conditions -no-
warn-action-shadowing -p .:./src:%/Prelude:%/Libraries -g mkTop src/Top.bs
checking package dependencies
compiling ./src/DeepThought.bs
code generation for mkDeepThought starts
Verilog file created: verilog/mkDeepThought.v
Elaborated module file created: build_v/mkDeepThought.ba
compiling src/Top.bs
code generation for mkTop starts
Verilog file created: verilog/mkTop.v
Elaborated module file created: build_v/mkTop.ba
All packages are up to date.
Compiling for Verilog finished
```

Or: \$ make v_compile

You can of course link and simulate this in a Verilog simulator, as shown earlier for Eg02a.

In practice we mostly use Bluesim simulation, because it is much faster (10x-50x) and it has exactly the same cycle behavior as the corresponding Verilog simulation.

We typically generate Verilog only when we are ready to take it through post-RTL synthesis for ASIC or FPGA.



Eg02c: Adding some "state machine" functionality

The code can be found in: Examples/Eg02c_HelloWorld/

Eg02a_HelloWorld/	First version (previous slides)
Eg02b_HelloWorld/	Splits the first version into two separately compiled modules: "Top.bs" and "DeepThought.bs"
Eg02c_HelloWorld/	Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer ¹ , while the testbench waits. This will give a first view of rule conditions and method conditions.



Eg02c: Adding some "state machine" functionality

Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer, while the testbench waits. This will give a first view of rule conditions and method conditions.

```
mkTop :: Module Empty
mkTop =
  module
    deepThought :: DeepThought IFC <- mkDeepThought</pre>
   rules
      "rule rl ask": when True ==> do
        $display "Asking the Ultimate Question of Life, The Universe and Everything"
        deepThought.whatIsTheAnswer
      "rl_print_answer": when True ==> do
        x <- deepThought.getAnswer
                                                                                         -- Interface definition
        Sdisplay "Deep Thought says: Hello, World! The answer is %0d."
        $finish
                                                                                         interface DeepThought IFC =
                                                                                            whatIsTheAnswer :: Action
                                                                                            aetAnswer
                                                                                                            :: ActionValue (Int 32)
                                                                                         -- Module definition
                                                                                         {-# verilog mkDeepThought #-}
    Rule "rl ask" invokes the method "whatIsTheAnswer" to start a computation in
    the mkDeepThought module instance.
                                                                                         mkDeepThought :: Module DeepThought IFC
    Some time later, rule "rl print answer" is able to invoke the method "getAnswer"
                                                                                         mkDeepThought =
    and print the result.
                                                                                           module
                                                                                             ... to be shown on next slide ...
```

Eg02c: Adding some "state machine" functionality

```
data State_DT = IDLE | THINKING | ANSWER_READY
                                                                        Define a type State DT. The module will start in the IDLE state, move
    deriving (Ea. Bits, FShow)
                                                                        to THINKING, then to ANSWER READY, and finally back to IDLE.
mkDeepThought :: Module DeepThought IFC
mkDeepThought =
  module
                                                                                Instantiate a register (variable) to hold the module state, initialized to IDLE
                  :: Reg State DT <- mkReg IDLE
   rg state dt
   rg_half_millenia :: Reg (Bit 4) <- mkReg 0
                                                                                Instantiate register to count half-millenia
   let millenia
                    = rg_half_millenia [3:1]
                                                                       Define some useful values
   let half millenium = rg half millenia [0:0]
   rules
                                                                                         Rule can fire whenever in THINKING state
      "rl think": when (rg state dt == THINKING) ==> do
        $write "
                         DeepThought: ... thinking ... (%0d" millenia
                                                                                         Print the passing of millenia
        if (half_millenium == 1) then $write ".5" else noAction
        $display " million years)"
        if (rg_half_millenia == 15) then
                                                                           If seven and a half millenia, move to ANSWER READY state
            rg state dt := ANSWER READY
        else
                                                                          else increment half millenia
            rg half millenia := rg half millenia + 1
   interface
        whatIsTheAnswer = rg_state_dt := THINKING
                          when (rg state dt == IDLE)
                                                                                 This method can be invoked when IDLE; then, move to THINKING state
        qetAnswer = do
                        rg_state_dt := IDLE
                        rg half millenia := 0
                        return 42
                                                                  This method can be invoked when ANSWER READY; then, return 42 and move to IDLE state
                    when (rg_state_dt == ANSWER_READY)
```

Compiling and running Eg02c: Bluesim

The code can be found in: Examples/Eg02c_HelloWorld/

```
$ make b_compile b_link
Compiling for Bluesim ...
bsc -u ...

Compiling for Bluesim finished
Linking for Bluesim ...
bsc -e ...

as before


Linking for Bluesim finished

Linking for Bluesim finished
```

```
$ ./mkTop b sim
Asking the Ultimate Ouestion of Life, The Universe and Everything
                                                                              From rule mkTop/rl ask
        DeepThought: ... thinking ... (0 million years)
        DeepThought: ... thinking ... (0.5 million years)
        DeepThought: ... thinking ... (1 million years)
        DeepThought: ... thinking ... (1.5 million years)
        DeepThought: ... thinking ... (2 million years)
        DeepThought: ... thinking ... (2.5 million years)
        DeepThought: ... thinking ... (3 million years)
        DeepThought: ... thinking ... (3.5 million years)
                                                                      From repeated firings of rule
                                                                      mkDeepThought/rl think
        DeepThought: ... thinking ... (4 million years)
        DeepThought: ... thinking ... (4.5 million years)
        DeepThought: ... thinking ... (5 million years)
        DeepThought: ... thinking ... (5.5 million years)
        DeepThought: ... thinking ... (6 million years)
        DeepThought: ... thinking ... (6.5 million years)
        DeepThought: ... thinking ... (7 million years)
        DeepThought: ... thinking ... (7.5 million years)
Deep Thought says: Hello, World! The answer is 42.
                                                                         From rule mkTop/rl print answer
```



Hardware for Eg02c mkDeepThought





= "WILL_FIRE" signal of a rule/method (for a method, same as ENA)

A: controls rg_state_dt: selects input data (mux) and whether it is updated (ENA)


B: controls rg_half_millenia: selects input data (mux) and whether it is updated (ENA)

C: controls \$write (ENA)

In each case its output is a simple boolean combination of its inputs



Hardware for Eg02c mkTop








Waveforms from the circuit

% ./mkTop_b_sim -V
Deep Thought says: Hello, World! The answer is 42.

 -V: tells Bluesim simulation to dump waveforms from the circuit into "dump.vcd" file. Verilog simulators also have commands to capture VCDs. Note: you'll get the same waveform whether from Bluesim or from Verilog sim.

% gtkwave dump.vcd

Displays the waves using "gtkwave" (you can use any convenient waveform viewer).



- The first wave shows the clock signal for the circuit (CLK)
- rg state can be seen transitioning from 0 (IDLE) to 1 (THINKING) to 2 (ANSWER READY)
- CAN_FIRE_whatIsTheAnswer shows that the method is enabled on the first clock, and WILL_FIRE_RL_rl_ask shows that the rule fires, invoking the method
- When rg_state is THINKING, rg_millenia and rg_half_millenia can be seen counting up. When they reach 7 and 1, respectively, rg_state transitions to ANSWER_READY (last clock)
- Then, CAN_FIRE_getAnswer is enabled, and WILL_FIRE_RL_rl_print_answer shows that the rule fires, invoking the method

Suggested exercises

In this and future examples, we suggest extra exercises to deepen your understanding of BSV

- In Eg02a, in rule rl_print_answer, exchange the two actions (\$display and \$finish). Is there any difference in behavior?
- In Eg02c, use the Makefile and build and run a Verilog simulation. Notice the "+bscvcd" flag in the v_simulate action. This causes a "dump.vcd" file to be created, just like when you gave the "-V" flag to Bluesim. View this in a waveform viewer and check that it has the same cycle behavior as Bluesim.
- Examine the generated Verilog files mkTop.v and mkDeepThought.v (in the "verilog/" directory).
 - Look at the input and output ports, and understand how they correspond to the BSV interface DeepThought_IFC and its methods.
 - Skim the interior of the Verilog module, and notice correspondences with the BSV source module (registers, rules, rule and method conditions, ...).
- In Eg02c, in module mkDeepThought, change the initial value of rg_state_dt from IDLE to THINKING and re-run the program. Change the initial value to ANSWER_READY and re-run. Discuss the behaviors.
- In the waveforms we saw that IDLE, THINKING and ANSWER_READY were encoded as 0, 1 and 2 respectively. Change the initial value of rg_state_dt from IDLE to 4, and try re-compiling. Discuss.



bluespec

End

Typeday Distillad (annut;

Tetale or intendig (annut;

Tet

