## **NAME**

mlx5dv\_query\_device - Query device capabilities specific to mlx5

#### **SYNOPSIS**

#include <infiniband/mlx5dv.h>

#### DESCRIPTION

**mlx5dv\_query\_device()** Query HW device-specific information which is important for data-path, but isn't provided by **ibv\_query\_device(3)**.

This function returns version, flags and compatibility mask. The version represents the format of the internal hardware structures that mlx5dv.h represents. Additions of new fields to the existed structures are handled by comp\_mask field.

```
struct mlx5dv_sw_parsing_caps {
                 uint32_t sw_parsing_offloads; /* Use enum mlx5dv_sw_parsing_offloads */
                 uint32 t supported qpts;
};
struct mlx5dv_striding_rq_caps {
                 uint32_t min_single_stride_log_num_of_bytes; /* min log size of each stride */
                 uint32_t max_single_stride_log_num_of_bytes; /* max log size of each stride */
                 uint32_t min_single_wqe_log_num_of_strides; /* min log number of strides per WQE */
                 uint32_t max_single_wqe_log_num_of_strides; /* max log number of strides per WQE */
                 uint32_t supported_qpts;
};
struct mlx5dv_context {
                            version;
                 uint8_t
                 uint64_t
                            flags;
                            comp_mask; /* Use enum mlx5dv_context_comp_mask */
                 uint64_t
                 struct mlx5dv_cqe_comp_caps cqe_comp_caps;
                 struct mlx5dv_sw_parsing_caps sw_parsing_caps;
                 uint32_t tunnel_offloads_caps;
                            max_dynamic_bfregs /* max blue-flame registers that can be dynamiclly allocated */
                 uint32_t
};
enum mlx5dv_context_flags {
                  * This flag indicates if CQE version 0 or 1 is needed.
                  MLX5DV_CONTEXT_FLAGS_CQE_V1 = (1 << 0),
                  MLX5DV CONTEXT FLAGS OBSOLETE = (1 << 1), /* Obsoleted, don't use */
                  MLX5DV_CONTEXT_FLAGS_MPW_ALLOWED = (1 << 2), /* Multi packet WQE is allowed */
                  MLX5DV_CONTEXT_FLAGS_ENHANCED_MPW = (1 << 3), /* Enhanced multi packet WQE is
                  MLX5DV_CONTEXT_FLAGS_CQE_128B_COMP = (1 << 4), /* Support CQE 128B compression
                  MLX5DV CONTEXT FLAGS CQE 128B PAD = (1 << 5), /* Support CQE 128B padding */
                  MLX5DV_CONTEXT_FLAGS_PACKET_BASED_CREDIT_MODE = (1 << 6), /* Support packet
};
enum mlx5dv_context_comp_mask {
                 MLX5DV CONTEXT MASK CQE COMPRESION
```

= 1 << 1.

 $= 1 \le 2$ .

MLX5DV\_CONTEXT\_MASK\_TUNNEL\_OFFLOADS

MLX5DV\_CONTEXT\_MASK\_SWP

MLX5DV\_CONTEXT\_MASK\_STRIDING\_RQ

```
MLX5DV_CONTEXT_MASK_DYN_BFREGS
                                                       = 1 << 4,
              MLX5DV_CONTEXT_MASK_CLOCK_INFO_UPDATE = 1 << 5,
};
enum enum mlx5dv_sw_parsing_offloads {
              MLX5DV_SW_PARSING
                                      = 1 << 0,
              MLX5DV_SW_PARSING_CSUM = 1 << 1,
              MLX5DV_SW_PARSING_LSO = 1 \le 2,
};
enum mlx5dv_tunnel_offloads {
              MLX5DV_RAW_PACKET_CAP_TUNNELED_OFFLOAD_VXLAN = 1 << 0,
              MLX5DV_RAW_PACKET_CAP_TUNNELED_OFFLOAD_GRE = 1 << 1,
              MLX5DV_RAW_PACKET_CAP_TUNNELED_OFFLOAD_GENEVE = 1 << 2,
};
enum mlx5dv_flow_action_cap_flags {
              MLX5DV_FLOW_ACTION_FLAGS_ESP_AES_GCM
                                                               = 1 \le 0, /* Flow action ESP (with
              MLX5DV_FLOW_ACTION_FLAGS_ESP_AES_GCM_REQ_METADATA = 1 << 1, /* Flow action
              MLX5DV_FLOW_ACTION_FLAGS_ESP_AES_GCM_SPI_STEERING = 1 << 2, /* ESP (with A
              MLX5DV_FLOW_ACTION_FLAGS_ESP_AES_GCM_FULL_OFFLOAD = 1 << 3, /* Flow actio
              MLX5DV_FLOW_ACTION_FLAGS_ESP_AES_GCM_TX_IV_IS_ESN = 1 << 4, /* Flow action is
};
```

## **RETURN VALUE**

0 on success or the value of errno on failure (which indicates the failure reason).

# **NOTES**

\* Compatibility mask (comp\_mask) is in/out field.

### **SEE ALSO**

mlx5dv(7), ibv\_query\_device(3)

### **AUTHORS**

Leon Romanovsky <leonro@mellanox.com>