Skip to content

辅助编写verilog的小工具,主要用来自动定义未定义的wire信号

Notifications You must be signed in to change notification settings

Bella-Cullen/Verilog_tool

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Verilog_tool

辅助编写verilog的小工具,主要用来自动定义未定义的wire信号

About

辅助编写verilog的小工具,主要用来自动定义未定义的wire信号

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages