Skip to content

repositories Search Results · repo:Bella-Cullen/Verilog_tool language:Python

Filter by

0 files
 (118 ms)

0 files

inBella-Cullen/Verilog_tool (press backspace or delete to remove)

Bella-Cullen/Verilog_tool

辅助编写verilog的小工具,主要用来自动定义未定义的wire信号
  • Python
  • 0
  • Updated
    on May 25, 2023
Star
Package icon

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects
ProTip! 
Press the
/
key to activate the search input again and adjust your query.
Package icon

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects
ProTip! 
Press the
/
key to activate the search input again and adjust your query.