Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Create example4.evcd #52

Merged
merged 1 commit into from
Aug 28, 2022
Merged

Conversation

yihuajack
Copy link
Collaborator

The example is retrieved from 1800-2017 IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language 21.7.4.4 Extended VCD file format example (pp. 671-672). The example omits $date, $version, $comment, $timescale, etc. because their syntaxe is the same for VCD and EVCD. The timestamps are changed to small numbers to help demonstration.

The example is retrieved from 1800-2017 IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language 21.7.4.4 Extended VCD file format example (pp. 671-672). The example omits $date, $version, $comment, $timescale, etc. because their syntaxe is the same for VCD and EVCD. The timestamps are changed to small numbers to help demonstration.
@Ben1152000 Ben1152000 self-requested a review August 26, 2022 16:39
@yihuajack yihuajack merged commit f5755b8 into Ben1152000:master Aug 28, 2022
@yihuajack yihuajack deleted the evcd-example branch August 28, 2022 01:42
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants