Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Create example4.evcd #52

Merged
merged 1 commit into from
Aug 28, 2022
Merged

Create example4.evcd #52

merged 1 commit into from
Aug 28, 2022

Commits on Aug 24, 2022

  1. Create example4.evcd 

    The example is retrieved from 1800-2017 IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language 21.7.4.4 Extended VCD file format example (pp. 671-672). The example omits $date, $version, $comment, $timescale, etc. because their syntaxe is the same for VCD and EVCD. The timestamps are changed to small numbers to help demonstration.
    @yihuajack
    yihuajack committed Aug 24, 2022
    Configuration menu
    Copy the full SHA
    759d235 View commit details
    Browse the repository at this point in the history