Skip to content

Project to Design and Implement a 16-bit Shift Adder (Serial Adder) using Verilog.

Notifications You must be signed in to change notification settings

Bhavan-Naik/16bit_shift_adder

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

16bit_shift_adder

Project to Design and Implement a 16-bit Shift Adder (Serial Adder) using Verilog.

This project contains two main .v (verilog) files using which the project runs:

  1. adder.v : Main Verilog Code
  2. tb_adder.v : Test-bench File

The output in gtkwave format can be viewed from the tb_adder.vcd file.

Note: The program is actually for N-bit Shift Adder. We can change value of 'N' in second line of adder.v and size of input1, input2, answer in tb_adder.v in lines 2-4.

About

Project to Design and Implement a 16-bit Shift Adder (Serial Adder) using Verilog.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published