Systolic Asymmetric Architecture




Figure 1: Systolic Asymmetric Architecture Design




Figure 2: Frequency Response Comparison




Figure 3: Post Synthesis Hardware Utilization Report(Graph)

Resource	Estimation	Available	Utilization %
LUT	2275	53200	4, 28
LUTRAM	1335	17400	7.67
FF	3230	106400	3.04
BRAM	2	140	1.43
DSP	166	220	75.45
IO	1	200	0.50
BUFG	4	32	12.50
MMCM	1	4	25.00
Graph Table			

Figure 4: Post Synthesis Hardware Utilization Report(Table)




Figure 5: Hardware Utilization Report