Sequential Logic Design using VHDL

Brihat Ratna Bajracharya

Department of Electronics and Computer Engineering, IOE Central Campus, Pulchowk Lalitpur, Nepal

070bct513@ioe.edu.np

Abstract—VHDL is a language for describing digital electronic systems. VHDL is designed to fill a number of needs in the design process. Firstly, it allows description of the structure of a design, i.e. how it is decomposed into sub-designs, and how those sub-designs are interconnected. Secondly, it allows the specification of the function of designs using familiar programming language forms. Thirdly, as a result, it allows a design to be simulated before being manufactured, so that designers can quickly compare alternatives and test for correctness without the delay and expense of hardware prototyping.

I. INTRODUCTION

VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Descriptive Language. It is used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general programming language. VHDL was originally developed at the behest of the US Department of Defence in order to document the behaviour of the ASICs that supplier companies were including in equipment. VHDL is influenced from Ada and Pascal. The initial release of VHDL was designed as per IEEE 1076 standard in 1987. The most commonly used VHDL version supported by CAD tools is IEEE 1076 1993.

A. Features of VHDL

- It is a hardware descriptive language used for design entry and simulation of digital circuits.
- It is an event-driven language: i.e. whenever an event occurs on signals in VHDL, it triggers the execution of a statement.
- It allows both concurrent as well as sequential modelling.
- It gives the flexibility to define data types that are specific to user needs apart from predefined types.
- It supports code reusability and code sharing via packages and user defined libraries.
- It is case-insensitive i.e. it does not differentiate between lowercase and uppercase letters.
- It is strongly typed language i.e. it does not support implicit conversion between data types.

B. Levels of representation and abstraction

A digital system can be represented at different levels of abstraction. This keeps the description and design of complex systems manageable.

1) Behavioral – The highest level of abstraction that describes a system in terms of what it does (or how it behaves)

rather than in terms of its components and interconnection between them. A behavioural description specifies the relationship between the input and output signals. This could be a Boolean expression or a more abstract description such as the Register Transfer or Algorithmic level.

2) Structural – The structural level, on the other hand, describes a system as a collection of gates and components that are interconnected to perform a desired function. A structural description could be compared to a schematic of interconnected logic gates. It is a representation that is usually closer to the physical realization of a system.

C. Sequential Statements

The logic circuits in which the values of the output depends not only on the present values of the inputs but also on the past behaviour of the circuit are referred to as sequential circuits. A sequential circuit is described in terms of logic conditions called logic states. Sequential circuits include memory elements that store the values of the logic states. When the circuit's input changes values, the new input values either leave the circuit in the same state or cause it to change into a new state. Over time the circuit changes through a sequence of states as a result of changes in the inputs. Circuits that behave in this way are referred to as sequential circuits. The general structure of a sequential circuit is shown in figure.





Fig. Sequential circuit block diagram

A stable state of a sequential circuit is described as previous, present, or next. The present state is the present logic output of the circuit. The previous state is the logic output of the circuit before the present state. The next state is the logic output of the circuit after the present state. The previous state cannot jump to the next state without going through the present state.

II. ACTIVITY I

Write VHDL code to implement a JK flip-flop using a D flipflop and the characteristic equation given. The D flip-flop needs to be implemented using a structural architecture style using the circuit shown in figure. The JK flip-flop must be constructed using a component declaration for a D flip-flop.



$Q(t+1)=(J)(\overline{Q(t)})+(\overline{K})(Q(t))$

Fig. JK flip-flop using D flip-flop and characteristic equation

Write a VHDL test bench to verify the operation of the JK flip-flop and provide waveform.

```
VHDL Code
[comp1.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY comp1 IS PORT (
    i1, i2, a3, a4: IN STD LOGIC;
    ol: OUT STD LOGIC
);
END comp1;
ARCHITECTURE dataflow OF comp1 IS
BEGIN
    o1 \leftarrow ((i1 AND a4) or ((not i2) and
a3));
END dataflow;
[nand1.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY NAND1 IS
    PORT(a , b: IN std logic;
          o: OUT std logic);
END NAND1;
ARCHITECTURE DATAFLOW OF NAND1 IS
BEGIN
    o <= a NAND b;
END DATAFLOW;
```

[nand2.vhd]

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
```

```
PORT(a, b, c: IN std logic;
          o: OUT std logic);
END NAND 2;
ARCHITECTURE DATAFLOW OF NAND 2 IS
    o <= NOT(a AND b AND c);
END DATAFLOW;
[dff.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY dff IS
    PORT ( CLK , DATA: IN std logic;
           Q, QBAR: OUT std logic);
END dff;
ARCHITECTURE STRUC OF dff IS
    SIGNAL A, I1, I2, I3, I4: STD_LOGIC;
    SIGNAL I5: STD LOGIC := '0';
    SIGNAL 16: STD LOGIC := '1';
    COMPONENT NAND1
           PORT(a,b: IN std_logic;
                 o : OUT std_logic
           ) ;
    END COMPONENT;
    COMPONENT NAND 2
           PORT(a,b,c: IN std logic;
                 o : OUT std logic
           );
    END COMPONENT;
    BEGIN
           Q <= 15;
           QBAR <= 16;
           O1: NAND1 PORT MAP (a => I2,
                 b => 14, o=> 11);
           O2: NAND1 PORT MAP (a => CLK,
                 b => 11, o=> 12);
           O4: NAND 2 PORT MAP (a \Rightarrow I2,
               b => CLK, c => I4, o=> I3)
           O3: NAND1 PORT MAP (a \Rightarrow I3,
                  b \Rightarrow DATA, o \Rightarrow I4);
           O5: NAND1 PORT MAP (a => 12,
                  b => 16, o=> 15);
           O6: NAND1 PORT MAP (a => I5,
                    b => 13, o=> 16);
END STRUC;
[jkff.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY jkff IS
```


PORT(CLOCK, J , K: IN std logic;

ENTITY NAND 2 IS

```
QT, QTBAR: INOUT std logic);
END jkff;
ARCHITECTURE STRUC OF jkff IS
    SIGNAL A, A1: STD LOGIC;
    SIGNAL A5: STD LOGIC := '0';
    SIGNAL A6: STD LOGIC := '1';
    COMPONENT dff
           PORT ( CLK, DATA: IN std logic;
                 Q, QBAR : INOUT std logic
           );
    END COMPONENT;
    COMPONENT comp1
           PORT(i1, i2, a3, a4: IN std logic;
                ol: OUT std logic
           );
    END COMPONENT;
    BEGIN
           QT \leq A5;
           QTBAR <= A6;
           O1: comp1 PORT MAP(i1 \Rightarrow J, i2
=> K, a3 => A5, a4 => A6, o1 => A1);
           D1: dff PORT MAP(CLK => CLOCK,
DATA \Rightarrow A1, Q \Rightarrow A5, QBAR \Rightarrow A6);
END STRUC;
Test bench
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY jkff tb IS
END jkff tb;
ARCHITECTURE behavioral OF jkff tb IS
    COMPONENT jkff
    PORT (
           CLOCK: IN STD LOGIC;
           J: IN STD LOGIC;
           K: IN STD LOGIC;
           QT: INOUT STD LOGIC;
           QTBAR: INOUT STD LOGIC
    ) ;
    END COMPONENT;
    SIGNAL clock: STD LOGIC;
    SIGNAL
                             input vector:
STD LOGIC VECTOR (1 DOWNTO 0) := "00";
    SIGNAL out1: STD_LOGIC:= '0';
    SIGNAL out2: STD_LOGIC:= '1';
    CONSTANT clk_p: time:= 10 ns;
BEGIN
    uut: jkff PORT MAP(
           CLOCK => clock,
```


```
J => input_vector(1),
          K => input vector(0),
          QT => out1,
          QTBAR => out2
    );
    clkproc: PROCESS
    BEGIN
          clock <= '0';
          WAIT FOR clk p/2;
          clock <= '1';
          WAIT FOR clk_p/2;
    END PROCESS clkproc;
    stim proc: PROCESS
    BEGIN
          FOR index IN 0 TO 3 LOOP
                input vector
std_logic_vector (to_unsigned(index,2));
                WAIT FOR 37 ns;
          END LOOP;
    END PROCESS;
END behavioral;
```

In this activity, we need to implement JK flip-flop using D flip-flop. Both JK and D flip-flop are implemented using component declaration. Separate components are made in separate files like nand1, nand2, comp1, dff and finally integrated in jkff. A test bench is written to verify the design of JK flip-flop.



III. ACTIVITY II

Write VHDL code to implement a T flip-flop using a D flip-flop and the characteristic equation given. The D flip-flop needs to be implemented using a structural architecture style using the circuit shown in figure. The T flip-flop must be constructed using a component declaration for a D flip-flop.



$Q(t+1)=(T)(\overline{Q(t)})+(\overline{T})(Q(t))$ $Q(t+1)=(T) \oplus (Q(t))$

Fig. T flip-flop using D flip flop and its characteristic equation

Write a VHDL test bench to verify the operation of the T flip-flop and provide waveform


```
VHDL Code
[comp1.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY compl IS PORT (
    i1, i2, a3, a4: IN STD LOGIC;
    o1: OUT STD LOGIC
);
END comp1;
ARCHITECTURE dataflow OF compl IS
    o1 \leftarrow ((not i2 and a4) or (i1 and
a3));
END dataflow;
[nand1.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY NAND1 IS
    PORT(a , b: IN std logic;
         o: OUT std logic);
END NAND1;
ARCHITECTURE DATAFLOW OF NAND1 IS
    o <= a NAND b;
END DATAFLOW;
[nand2.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY NAND 2 IS
    PORT(a, b, c: IN std logic;
          o: OUT std logic);
END NAND 2;
ARCHITECTURE DATAFLOW OF NAND 2 IS
    o <= NOT(a AND b AND c);
END DATAFLOW;
[dff.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY dff IS
```

```
Q, QBAR: OUT std logic);
END dff;
ARCHITECTURE STRUC OF dff IS
    SIGNAL A, I1, I2, I3, I4: STD LOGIC;
    SIGNAL I5: STD LOGIC := '0';
    SIGNAL I6: STD LOGIC := '1';
    COMPONENT NAND1
           PORT(a,b: IN std logic;
                o : OUT std logic
    END COMPONENT;
    COMPONENT NAND 2
           PORT(a,b,c: IN std logic;
                 o : OUT std logic
    END COMPONENT;
    BEGIN
           Q <= 15;
           QBAR <= 16;
          O1: NAND1 PORT MAP (a => I2,
                b => 14, o=> 11);
          O2: NAND1 PORT MAP (a => CLK,
                b => 11, o=> 12);
          O4: NAND_2 PORT MAP (a \Rightarrow 12,
               b => CLK, c => 14, o=> 13)
          O3: NAND1 PORT MAP (a => I3,
                b \Rightarrow DATA, o \Rightarrow I4);
           O5: NAND1 PORT MAP (a => 12,
                b => 16, o=> 15);
           O6: NAND1 PORT MAP (a => I5,
                b => 13, o=> 16);
END STRUC;
[tff.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY tff IS
    PORT ( CLOCK, T, TNOT: IN STD LOGIC;
          QT, QTBAR: INOUT STD LOGIC);
END tff;
ARCHITECTURE STRUC OF tff IS
    SIGNAL A, A1: STD LOGIC;
    SIGNAL A5: STD LOGIC := '0';
    SIGNAL A6: STD_LOGIC := '1';
    COMPONENT dff
          PORT ( CLK, DATA: IN STD LOGIC;
                 Q, QBAR : INOUT STD LOGIC
          );
    END COMPONENT;
    COMPONENT comp1
```

PORT (CLK , DATA: IN std logic;

```
PORT(i1,i2,a3,a4:IN STD_LOGIC;
                o1: OUT STD LOGIC
           );
    END COMPONENT;
    BEGIN
           OT <= A5;
           QTBAR <= A6;
           O1: comp1 PORT MAP(i1 => T, i2
=> TNOT, a3 => A6, a4 => A5, o1 => A1);
           D1: dff PORT MAP(CLK => CLOCK,
DATA \Rightarrow A1, Q \Rightarrow A5, QBAR \Rightarrow A6);
END STRUC;
Test Bench
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY tff tb IS
END tff tb;
ARCHITECTURE behavioral OF tff tb IS
    COMPONENT tff
    PORT (
           CLOCK: IN STD LOGIC;
           T: IN STD LOGIC;
           TNOT: IN STD LOGIC;
           QT: INOUT STD LOGIC;
           QTBAR: INOUT STD LOGIC
    );
    END COMPONENT;
    SIGNAL clk: STD LOGIC;
    SIGNAL input, ninput: STD LOGIC;
    SIGNAL out1: STD LOGIC:= '1';
    SIGNAL out2: STD LOGIC:= '1';
    CONSTANT clk p: time:= 10 ns;
BEGIN
    uut: tff PORT MAP(
           CLOCK => clk,
           T \Rightarrow input,
           TNOT => ninput,
           QT => out1,
           QTBAR => out2
    );
    clkproc: PROCESS
    BEGIN
           clk <= '0';
           WAIT FOR clk p/2;
           clk <= '1';
           WAIT FOR clk_p/2;
    END PROCESS clkproc;
    stim proc: PROCESS
    BEGIN
```

As in first activity, D flip-flop is to be implemented as component for designing T flip-flop. So, component required for D flip-flop is same as in previous activity. Only small portion of code in JK flip-flop is changed for T flip-flop as T flip-flop has only one input and behaves same as JK flip-flop while giving same value in J and K. A test bench is written to verify the operation of T flip-flop.



IV. ACTIVITY III

Use VHDL to implement a 4-bit serial in serial out (SISO) right-shift register. Determine the output of the shift register after the input sequence 01010101 has been shifted eight times starting with the most significant bit. Assume that the output of the shift register is reset initially to 0000. The shift-register must be constructed with D flip-flops using a component declaration for a D flip-flop.




Fig. SISO right shift register using D flip-flop

Write a VHDL test bench to verify the operation of the 4-bit SISO and provide appropriate waveforms.

```
VHDL Code [nand1.vhd] LIBRARY IEEE;
```


```
USE IEEE.STD_LOGIC_1164.ALL;
                                                         O4: NAND 2 PORT MAP (a \Rightarrow I2,
                                                             b = CLK, c = 14, o = 13)
                                                         O3: NAND1 PORT MAP (a => I3,
ENTITY NAND1 IS
                                                               b \Rightarrow DATA, o \Rightarrow I4);
   PORT(a , b: IN std logic;
                                                         O5: NAND1 PORT MAP (a => I2,
    o: OUT std logic);
END NAND1;
                                                               b => 16, o=> 15);
                                                         O6: NAND1 PORT MAP (a => I5,
ARCHITECTURE DATAFLOW OF NAND1 IS
                                                                 b => 13, o=> 16);
                                              END STRUC;
    o <= a NAND b;
END DATAFLOW;
                                              [siso.vhd]
                                              LIBRARY IEEE;
                                              USE IEEE.STD LOGIC 1164.ALL;
[nand2.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                              ENTITY siso IS
                                                  PORT ( CLOCK, Din: IN STD LOGIC;
ENTITY NAND 2 IS
                                                         QA, QB, QC: INOUT STD LOGIC;
    PORT(a, b, c: IN std logic;
                                                         Dout, QTBAR: INOUT STD LOGIC);
    o: OUT std logic);
                                              END siso;
END NAND_2;
                                              ARCHITECTURE STRUC OF siso IS
ARCHITECTURE DATAFLOW OF NAND 2 IS
                                                  SIGNAL Q0, Q0B, Q1, Q1B, Q2, Q2B, Q3,
                                              Q3B, A1: STD LOGIC;
    o <= NOT(a AND b AND c);
                                                  SIGNAL A5: STD LOGIC := '0';
END DATAFLOW;
                                                  SIGNAL A6: STD LOGIC := '1';
                                                  COMPONENT dff
[dff.vhd]
LIBRARY IEEE;
                                                        PORT ( CLK, DATA: IN STD LOGIC;
USE IEEE.STD LOGIC 1164.ALL;
                                                              Q, QBAR : INOUT STD LOGIC
                                                         );
ENTITY dff IS
                                                  END COMPONENT;
    PORT ( CLK , DATA: IN std logic;
                                                  COMPONENT comp1
          Q, QBAR: OUT std logic);
END dff;
                                                         PORT(i1, i2, a3, a4: IN STD LOGIC;
                                                              o1: OUT STD LOGIC
ARCHITECTURE STRUC OF dff IS
                                                         );
    SIGNAL A, I1, I2, I3, I4: STD LOGIC;
                                                 END COMPONENT;
    SIGNAL I5: STD LOGIC := '0';
    SIGNAL I6: STD LOGIC := '1';
                                                 BEGIN
                                                        Dout <= A5;
    COMPONENT NAND1
                                                        QTBAR <= A6;
          PORT( a,b: IN std logic;
                                                         QA <= Q0;
                o : OUT std logic
                                                         QB <= Q1;
                                                         QC \ll Q2;
    END COMPONENT;
                                                         D1: dff PORT MAP (CLK => CLOCK,
                                              DATA \Rightarrow Din, Q \Rightarrow Q0, QBAR \Rightarrow Q0B);
    COMPONENT NAND 2
                                                        D2: dff PORT MAP (CLK => CLOCK,
          PORT (a,b,c: IN std logic;
                                              DATA \Rightarrow Q0, Q \Rightarrow Q1, QBAR \Rightarrow Q1B);
               o : OUT std_logic
                                                        D3: dff PORT MAP (CLK => CLOCK,
                                              DATA \Rightarrow Q1, Q \Rightarrow Q2, QBAR \Rightarrow Q2B);
          );
                                                        D4: dff PORT MAP (CLK => CLOCK,
    END COMPONENT;
                                              DATA \Rightarrow Q2, Q \Rightarrow A5, QBAR \Rightarrow A6);
    BEGIN
          Q <= 15;
                                              END STRUC;
```

```
ENTITY siso_tb IS
 END siso tb;
 ARCHITECTURE behavioral OF siso tb IS
      COMPONENT siso
      PORT (
            CLOCK: IN STD LOGIC;
            Din: IN STD LOGIC;
            QA, QB, QC: INOUT STD LOGIC;
            Dout: INOUT STD LOGIC;
            QTBAR: INOUT STD LOGIC
      );
      END COMPONENT;
      SIGNAL clk: STD LOGIC;
      SIGNAL input: STD LOGIC;
      signal input seq: STD LOGIC VECTOR(7
downto 0):= "10101010";
      SIGNAL qa, qb, qc: std_logic;
      SIGNAL out1: STD LOGIC:= '1';
      CONSTANT clk p: time:= 10 ns;
 BEGIN
      uut: siso PORT MAP(
            CLOCK => clk,
            QA => qa,
            QB => qb,
            QC => qc
            Din => input,
            Dout => out1
      );
      clkproc: PROCESS
      BEGIN
            clk <= '0';
            WAIT FOR clk_p/2;
            clk <= '1';
            WAIT FOR clk p/2;
      END PROCESS clkproc;
      stim proc: PROCESS
      BEGIN
      for index in 1 to 8 loop
            input <= input seq(7);
            input seq(7 downto 1) <=
            input_seq(6 downto 0);
            input seq(0) \le '0';
            WAIT FOR 15 ns;
      end loop;
      wait;
      END PROCESS stim proc;
 END behavioral;
```

This is another example of using D flip-flop as component. Here D flip-flop is implemented to design shift register. Four D flip-flop is required to design four bit serial in serial out right

shift register. D flip-flop code in vhdl is borrowed from previous activity and structural declaration of shift register is made using D flip-flop as its major component. A test bench was made and checked for input sequence of '10101010' whose output is given below.

Output:



V. ACTIVITY IV

Use VHDL to implement a 4-bit synchronous up counter. In a synchronous counter all flip-flop receive a common clock signal and change their states at the same time. The shift-register must be constructed with T flip-flops using a component declaration for a T flip-flop.




Fig. Synchronous up counter using T flip-flop

Write a VHDL test bench to verify the operation of the 4-bit synchronous up counter and provide appropriate waveforms.

VHDL Code


```
[tff.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY tff IS
    PORT (CLOCK, RESET, T: IN STD LOGIC;
         QT: OUT STD LOGIC);
END tff;
ARCHITECTURE behav OF tff IS
    SIGNAL output: STD LOGIC;
    BEGIN
    PROCESS (RESET, CLOCK)
    BEGIN
           IF RESET = '1' THEN
                 output <= '0';
                      CLOCK'EVENT
                                        AND
CLOCK='1'
          THEN
```

```
IF T = '0' THEN
                                                   USE ieee.std logic 1164.ALL;
                                                   USE ieee.std logic unsigned.all;
                    output <= output;</pre>
                  ELSIF T = '1' THEN
                                                   USE ieee.numeric std.ALL;
                    output <= NOT output;</pre>
                  ELSE output <= 'U';</pre>
                                                  ENTITY syncup tb IS
                  END IF;
                                                  END syncup tb;
           END IF:
    END PROCESS;
                                                   ARCHITECTURE behavior OF syncup tb IS
    QT <= output;
                                                        COMPONENT syncup
                                                              PORT (
END BEHAV;
                                                                     clock: IN std logic;
                                                                     input: IN std logic;
                                                                     reset: IN std logic;
[syncup.vhd]
LIBRARY IEEE;
                                                                     data:
                                                                                              out
                                                   std logic vector(3 downto 0) );
USE IEEE.STD LOGIC 1164.ALL;
                                                        END COMPONENT;
ENTITY syncup IS
                                                       SIGNAL clock: std_logic := '0';
SIGNAL reset: std_logic := '1';
    PORT(clock,reset,input:IN STD LOGIC;
          data: out std logic vector(3
                                                        SIGNAL input: std_logic := '1';
downto 0) );
END syncup;
                                                        SIGNAL
                                                                  data: std logic vector(3
                                                   downto 0);
architecture struc of syncup is
                                                        BEGIN
    COMPONENT tff
                                                        uut: syncup PORT MAP(
           PORT ( CLOCK,
                             RESET,
                                     T:
                                          IN
                                                              clock => clock,
STD LOGIC;
                   QT: OUT STD LOGIC
                                                              input => input,
                                                              reset => reset,
           );
    END COMPONENT;
                                                              data => data
                                                        );
    signal
              temp: std logic vector(3
downto 0) := "0000";
                                                        clk: PROCESS
                                                       BEGIN
    signal and 1, and 2: std logic;
                                                              wait for 5ns;
    begin
                                                              clock <= not clock;</pre>
           and 1 \le \text{temp}(0) and \text{temp}(1);
           and 2 \le \text{temp}(2) and and 1;
                                                       END PROCESS clk;
           d0 : tff port map (CLOCK =>
                                                       main: PROCESS
clock, RESET \Rightarrow reset, T \Rightarrow '1', QT \Rightarrow
                                                       BEGIN
temp(0));
                                                              wait for 7 ns;
                                                              reset <= '0';
           d1 : tff port map (CLOCK =>
clock, RESET \Rightarrow reset, T \Rightarrow temp(0), QT
                                                              wait for 20ns;
=> temp(1));
                                                              input <= '1';
           d2 : tff port map (CLOCK =>
                                                              wait;
clock, RESET \Rightarrow reset, T \Rightarrow and 1, QT \Rightarrow
                                                       END PROCESS main;
temp(2));
                                                   END behavior;
           d3 : tff port map (CLOCK =>
clock, RESET \Rightarrow reset, T \Rightarrow and 2, QT \Rightarrow
                                                   Discussion:
temp(3));
                                                   Synchronous up counter is made using component
                                                 declaration for T flip-flop. For simplicity T flip-flop is made in
           data <= temp;</pre>
                                                 behavioural model. While declaring component for
                                                 synchronous counter, block diagram given with the question
end struc;
                                                 provided great help in proper connection of components. A test
```

Output :

Test Bench
LIBRARY ieee;

bench is written to verify the operation of this activity.



VI. ACTIVITY V

Use VHDL to design an asynchronous decade counter. The 10 states of a decade counter represent the BCD numbers from 0 to 9. In asynchronous counters, only the first flip-flop is clocked by an external clock signal, and each successive flip-flop is clocked by the output of the preceding flip-flop. Asynchronous counters are also referred to as ripple counters because the information ripples from the less significant bit to the more significant bit, one bit at a time. The asynchronous decade counter must be constructed with T flip-flops using a component declaration for a T flip-flop.




Fig. Asynchronous Decade Counter

Write a VHDL test bench to verify the operation of the decade counter and provide appropriate waveforms.

```
decade counter and provide appropriate waveforms.
  VHDL Code
  [tff.vhd]
  LIBRARY IEEE;
  USE IEEE.STD LOGIC 1164.ALL;
  ENTITY tff IS
      PORT (CLOCK, RESET, T: IN STD LOGIC;
            QT: OUT STD LOGIC);
  END tff;
  ARCHITECTURE behav OF tff IS
      SIGNAL output: STD LOGIC;
      BEGIN
      PROCESS (RESET, CLOCK)
      BEGIN
             IF RESET = '1' THEN
                   output <= '0';
             FLSTF
                        CLOCK'EVENT
                                           AND
  CLOCK='1' THEN
                   IF T = '0' THEN
                     output <= output;
                   ELSIF T = '1' THEN
                     output <= NOT output;
                   ELSE output <= 'U';</pre>
                   END IF;
             END IF;
      END PROCESS;
      QT <= output;
  END BEHAV;
  [asyncdec.vhd]
  LIBRARY IEEE;
  USE IEEE.STD LOGIC 1164.ALL;
  ENTITY asyncdec IS
      PORT ( clock, input: IN STD LOGIC;
             data : out std logic vector(3
  downto 0) );
  END asyncdec;
  architecture struc of asyncdec is
      COMPONENT tff
             PORT ( CLOCK,
                             RESET,
                                       T:
                                            ΙN
```

QT, QTBAR: OUT STD LOGIC

std logic vector(3

std logic vector(3

STD LOGIC;

signal

); END COMPONENT;

downto 0) := "0000";
 signal ntemp :

downto 0) := "1111";

temp

signal and 1 : std logic := '1';


```
begin
           and 1 \le \text{temp}(1) and \text{temp}(3);
          d0 : tff port map (CLOCK =>
clock, RESET => and 1, T => input, QT =>
temp(0), QTBAR \Rightarrow ntemp(0));
           d1 : tff port map (CLOCK =>
ntemp(0), RESET => and 1, T => input, QT
=> temp(1), QTBAR => ntemp(1));
           d2 : tff port map (CLOCK =>
ntemp(1), RESET => and 1, T => input, QT
=> temp(2), QTBAR => ntemp(2));
           d3 : tff port map (CLOCK =>
ntemp(2), RESET => and 1, T => input, QT
\Rightarrow temp(3), QTBAR \Rightarrow ntemp(3));
          data <= temp;
end struc;
(a) Test Bench
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;
ENTITY asyncdec tb IS
END asyncdec tb;
ARCHITECTURE behavior OF asyncdec tb IS
    COMPONENT asyncdec
           PORT ( clock : IN std logic;
                 input : IN std logic;
                 data
                                        out.
std logic vector(3 downto 0) );
    END COMPONENT;
    SIGNAL clock : std logic := '1';
    SIGNAL input : std logic;
    SIGNAL
                       std logic vector(3
             data
downto 0) := "0000";
    BEGIN
    uut: asyncdec PORT MAP(
          clock => clock,
           input => input,
           data => data
    );
    clk: PROCESS
    BEGIN
           wait for 5ns;
           clock <= not clock;</pre>
    END PROCESS clk;
    main: PROCESS
    BEGIN
           input <= '1';
```


wait; END PROCESS main;

END behavior;

Discussion:

Asynchronous counter are those in which all flip-flops do not receive same clock pulse. Rather output from preceding flip-flop act as clock for next flip-flop. In this activity, we implemented T flip-flop as main component and designed an asynchronous decade counter. The operation of this counter was verified using a test bench simulation. Output waveform is shown below.





VII. ACTIVITY VI

Use VHDL to design a four bit Johnson coounter. A Johnson counter generates a sequence of the binary numbers where only one bit position changes between two consecutive numbers. Starting with an initial value of Q0Q1Q2Q3 equal to 0000, the Johnson counter periodically generates the sequence 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, and 0000. Notice that only one bit position changes between two consecutive numbers, as in the case of the Gray code. For a Johnson counter to work properly, it must be reset initially to 0000. The Johnson counter must be constructed using a component declaration for a D flip-flops.




Fig. Johnson Counter

Write a VHDL test bench to verify the operation of the Johnson counter and provide appropriate waveforms.

```
VHDL Code:
                                                        d2 : dff port map (reset =>
[dff.vhd]
                                             reset, clock => clock, d => temp(2), q =>
LIBRARY IEEE;
                                             temp(1));
USE IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
                                                        d3 : dff port map (reset =>
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                             reset, clock => clock, d => temp(1), q =>
                                             temp(0);
ENTITY dff IS
    PORT ( CLK , DATA: IN std logic;
                                                        data <= temp;</pre>
          Q, QBAR: OUT std logic);
END dff;
                                             end struc;
ARCHITECTURE STRUC OF dff IS
                                             Test Bench
    BEGIN
                                             LIBRARY ieee;
    PROCESS (CLK, DATA)
                                             USE ieee.std logic 1164.ALL;
    BEGIN
          IF(CLK'EVENT AND CLK = '1')
                                             ENTITY johnson tb IS
          THEN Q <= DATA;
                                             END johnson tb;
          QBAR <= NOT DATA;
          END IF;
                                             ARCHITECTURE behavior OF johnson tb IS
    END PROCESS;
                                                  COMPONENT johnson
                                                        PORT( clock : IN std_logic;
END STRUC;
                                                              reset : IN std_logic;
                                                              data : out
[johnson.vhd]
                                           std logic vector(3 downto 0) );
library IEEE;
                                                  END COMPONENT;
use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL;
                                                  SIGNAL clock : std logic := '0';
use IEEE.STD LOGIC UNSIGNED.ALL;
                                                  SIGNAL reset : std logic := '1';
                                                  SIGNAL data : std logic vector(3
entity johnson is Port (
                                           downto 0);
    clock : in std_logic;
    reset : in std_logic;
                                                BEGIN
    data : out std logic vector(3 downto
                                                uut: johnson PORT MAP(
0));
                                                        clock => clock,
end johnson;
                                                        reset => reset,
                                                        data => data
architecture struc of johnson is
    COMPONENT dff
          PORT( clock : in std_logic;
                                                  clk: PROCESS
                reset : in std_logic;
                                                  BEGIN
                d : in std_logic;
                                                        wait for 5ns;
                      : out std logic
                                                       clock <= not clock;</pre>
          );
                                                  END PROCESS clk;
    END COMPONENT;
                                                  main: PROCESS
    signal temp : std logic vector(3
                                                  BEGIN
downto 0) := "0000";
                                                        reset <= '1';
    signal wir : std_logic := '0';
                                                        wait for 20ns;
    begin
          wir <= not temp(0);</pre>
                                                        reset <= not reset;</pre>
          d0 : dff port map (reset =>
                                                        wait:
reset, clock => clock, d => wir, q =>
                                                  END PROCESS main;
temp(3));
```

END behavior;

d1 : dff port map (reset =>

reset, clock => clock, d => temp(3), q =>

temp(2));

Johnson counter is also called ring counter in which there is change in only one bit in one clock pulse. In above VHDL code, Johnson counter is made using component declaration for D flip-flop as instructed. A test bench is used for output waveform which is shown below.

Output:

Name		20 ns	40 ns	60 ns	80 ns
₹ clock					
🍱 reset					
▼ 🖷 data[3:0]	0000	(1000 (11	00 \ 1110 \ 1	111 (0111) 00	11 (0001) 00
V ₆ [3]					
16 [2]					
Va [1]					
T [0]					

VIII. ACTIVITY VII

Use VHDL to create a 2-bit BCD counter as shown. The BCD counter consists of two 1 bit BCD counters cascaded to form a 2-bit BCD counter. The 2-bit BCD counter counts from 00 to 99. Notice that both 1-bit BCD counters are initialized by a load data input of 0. The 2-bit BCD counter must be constructed using component declarations for the D flip-flops.




Fig. Block diagram for 2-bit BCD counter

VHDL Code:

[dff.vhd]

```
);
end dff;
architecture behave of dff is
    begin
          process (reset, clock)
          begin
          if (reset = '1')
                then q <= '0';
          elsif (clock'event and clock =
'1') then
                q \ll d;
          end if;
          end process;
end behave;
[bcd1.vhd]
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity bcd is Port (
    clock : in std_logic;
    load : in std_logic;
    enable : in std_logic;
    reset : in std_logic;
    data: in std logic vector (3 downto
0);
    output : out std logic vector
downto 0) );
end bcd;
architecture struc of bcd is
    COMPONENT dff
          PORT (
                clock : in std logic;
                reset : in std logic;
                      : in std logic;
                       : out std logic
          );
    END COMPONENT;
    signal temp
                       std logic vector(3
downto 0) := "0000";
    begin
          d0 : dff port map (reset =>
reset, clock => clock, d => data(3), q =>
temp(3));
          d1 : dff port map (reset =>
reset, clock => clock, d => data(2), q =>
temp(2));
          d2 : dff port map (reset =>
reset, clock => clock, d => data(1), q =>
```

temp(1));

```
d3 : dff port map (reset =>
reset, clock \Rightarrow clock, d \Rightarrow data(0), q \Rightarrow
temp(0));
           output <= temp;</pre>
end struc;
Test bench
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY bcd tb IS
END bcd tb;
ARCHITECTURE behavioral OF bcd tb IS
    COMPONENT bcd
    PORT (
           reset: IN STD LOGIC;
           clock: IN STD LOGIC;
           load: IN STD LOGIC;
           enable: IN STD LOGIC;
                  IN
                       STD LOGIC VECTOR(3
           data:
DOWNTO 0);
           output: out STD LOGIC VECTOR(3
DOWNTO 0)
    END COMPONENT;
    SIGNAL clock: STD LOGIC;
    SIGNAL load: STD LOGIC;
    SIGNAL enable: STD LOGIC;
             out1:
                        STD_LOGIC_VECTOR(3
    SIGNAL
DOWNTO 0):= "0000";
SIGNAL data:
                        STD LOGIC VECTOR (3
DOWNTO 0):= "0000";
    SIGNAL reset: STD_LOGIC:= '1';
    CONSTANT clk p: time:= 10 ns;
BEGIN
    uut: bcd PORT MAP (
           clock => clock,
           load => load,
           reset => reset,
           enable => enable,
           data => data,
           output => out1
    );
    clkproc: PROCESS
    BEGIN
           clock <= '0';
           WAIT FOR clk p/2;
```

```
clock <= '1';
    WAIT FOR clk_p/2;
end process clkproc;

stim_proc: PROCESS

BEGIN
    wait for 5 ns;
    reset <= '0';
    enable <= '1';
    data <= "0000";
    wait;
END PROCESS;</pre>
```

END behavioral;

Discussion:

In this activity, we need to make 2 bit bcd counter using D flip-flop. This can be done using two one bit decade counter that can count from 0 to 9. For each cycle in least significant bit, one clock pulse is send to most significant bit. Hence clock of second 1 bit counter is connected to output of condition that trigger next bit in first 1 bit counter. VHDL code along with test bench is given above. BCD counter is implemented using D flip-flop which is defined in behavioural model for simplicity.

Output:

Name	Uns	20 ns	140 ns	60 ns	80 ns
le clock					
le reset					
▼ NBCD0[3:0]	0000 0001	0010 0011	0100 (0101	0110 (0111	1000 (1001)
16 [3]					
16 [2]					
l‰ [1]					
l⊕ [o]					
▼ 🦷 BCD1[3:0]			0000		
16 [3]					
16 [2]					
l∰ [1]					
Ū₀ [o]					
	1		I	l	

Name	100 ns	120 ns	140 ns	160 ns	180 ns
le clock					
V₀ reset					
▼ ■ BCD0[3:0]	0000 (0001)	0010 (0011)	0100 (0101	0110 \ 0111	1000 \ 1001
16 [3]					
1 [2]					
Va [1]					
T. [0]					
▼ 🌃 BCD1[3:0]			0001		
Va [3]					
1 [2]					
l[a [1]					
16 [0]					

Name	200 ns	220 ns	240 ns	260 ns	280 ns
le clock					
🎼 reset					
▼ NBCD0[3:0]	0000 0001	0010 0011	0100 (0101	0110 (0111	1000 (1001)
16 [3]					
16 [2]					
7€ [1]					
T [0]					
▼ 🖷 BCD1[3:0]	k		0010		
16 [3]					
16 [2]					
Te [1]					
T [0]	<u></u>				

Name	300 ns	320 ns	340 ns	360 ns	380 ns
le clock					
le reset					
▼ 🌃 BCD0[3:0]	0000 0001	0010 0011	0100 (0101	0110 (0111	1000 1001
Te [3]					
Ta [2]					
∏ [1]					
T [0]					
▼ ■ BCD1[3:0]			0011		
l‰ [3]					
1 [2]					
T. [1]					
16 [0]					
		I	I	I	I
Name	400 ns	420 ns	1440 ns	460 ns	1480 ns
le clock					
le reset					
▼ ■ BCD0[3:0]	0000 0001	0010 0011	0100 (0101	0110 (0111	1000 1001
U ₀ [3]					
16 [2]					
Ug [1]					
16 [0]					
BCD1[3:0]			0100		
To [3]		İ	1		
To [2]					
Va [1]					
1 (o)					
rie (o)					
Name le clock	500 ns	520 ns	540 ns	560 ns	580 ns
le reset					
▼ ■ BCD0[3:0]	0000 0001	0010 0011	0100 0101	0110 (0111	1000 1001
U ₆ [3]					
16 [2]					
Ug [1]			1		
U ₀ [0]					
▼ ■ BCD1[3:0]			0101		
1 [3]					
16 [2]					
U ₆ (1)					
U ₀ [0]					
		1			
Name	600 ns	620 ns	640 ns	660 ns	680 ns
le clock					
Ve reset					
▼ ■ BCD0[3:0]	0000 0001	0010 0011	0100 0101	0110 0111	1000 1001
U ₀ [3]					
[2]					
Va [1]			1		
T. [0]					
BCD1[3:0]			0110		
1 ₽ [3]					
V ₆ [2]					
V ₆ [1]					
U ₀ [0]					
46 (A)			-		
Name	700 ns	720 ns	740 ns	760 ns	780 ns
le clock					
Un reset					
▼ ■ BCD0[3:0]	0000 0001	0010 0011	0100 (0101	0110 0111	1000 1001
U ₀ [3]					
16 [2]					
			1		
l‰ [1]					
Th. [1]					
T. [0]			0111		
[0] ▼ ■ BCD1[3:0]			0111		
7 [o]			0111		

Name	800 ns	820 ns	840 ns	860 ns	880 ns
le clock					
🎼 reset					
▼ ™ BCD0[3:0]	(0000 (0001	0010 (0011	0100 (0101	0110 (0111)	1000 (1001)
Ta [3]					
16 [2]					
T. [1]					
U ₀ [0]					
▼ 🌃 BCD1[3:0]	*		1000		
Va [3]					
16 [2]					
Va [1]	1				
16 [0]					

Name	1900 ns	920 ns	940 ns	960 ns	1980 ns
le clock					
Ve reset					
▼ ■ BCD0[3:0]	0000 0001	0010 (0011	0100 (0101	0110 (0111	1000 (1001
l₀ [3]					
The [2]					
la [1]					
(o)					
▼ 🌃 BCD1[3:0]	*		1001		
U ₀ [3]					
16 [2]					
Va [1]					
[o]					
	1				

APPENDIX

Appendix A

Logic circuit for positive edge triggered D flip-flop




Figure showing positive edge triggered logic circuit using NAND Gate. This diagram is followed to implement D flip-flop in structural model

CONCLUSION

Various activities concerned with sequential logic design using VHDL programming were done. Different logic circuits were designed mostly using flip-flops mostly using structural model where components are defined in behavioral model for simplicity. Test bench for each activity is made to generate output waveforms. Simulation was done in Xilinx ISE Design Suite. VHDL codes and waveform to all activities are included in this report.

ACKNOWLEDGMENT

This lab report is prepared as a document for activities done that is concerned with sequential logic design using VHDL programming. This report is made accurate and professional as far as possible. I would like to express our deepest gratitude to our teacher, Mr. Dinesh Baniya Kshatri, for guiding us in the practical. I am very grateful to the Department of Electronics and Computer Engineering (DoECE) of IOE Central Campus, Pulchowk for arranging such a schedule on our academic side.

REFERENCES

- P. J. Ashenden, The VHDL Cookbook [portable document]. Available: http://www.cs.adelaide.edu.au/
- [3] (2016) The edaboard website. [Online]. Available: http://www.edaboard.com/thread/77216.html/
- [4] (2016) The Stack Overflow website. [Online]. Available: http://www.stackflow.com/
- [5] (2016) The asic-world website. [Online]. Available: http://www.asic-world.com/examples/vhdl/t_ff.html/
- [6] (2016) The ohio.edu website. [Online]. Available: http://www.ohio.edu/people/starzykj/webcad/EE4143/packages.html/
- [7] (2016) DFF Test bench [Online]. Available: http://esd.cs.ucr.edu/labs/tutorial/tb_dff.vhd/
- [8] (2016) The Wikibooks website. [Online]. Available: http://en.m.wikibooks/wiki/VHDL for FPGA Design/T_Flip_Flop/
- [9] S. Brown and Z. Vranesic, "Flip-flops, registers, counters and a simple processor" in Fundamental of *Digital Logic with VHDL Design*, 2nd ed., the United States: McGraw-Hill, 2005.
- [10] D. Kshatri, Sequential Logic Design using VHDL [scanned document]. Available: Offline.
- [11] S. Shrestha, VHDL [presentation]. Available: Offline