Combinational Logic Design using VHDL

Brihat Ratna Bajracharya

Department of Electronics and Computer Engineering, IOE Central Campus, Pulchowk Lalitpur, Nepal

070bct513@ioe.edu.np

Abstract—VHDL is a language for describing digital electronic systems. VHDL is designed to fill a number of needs in the design process. Firstly, it allows description of the structure of a design, i.e. how it is decomposed into sub-designs, and how those sub-designs are interconnected. Secondly, it allows the specification of the function of designs using familiar programming language forms. Thirdly, as a result, it allows a design to be simulated before being manufactured, so that designers can quickly compare alternatives and test for correctness without the delay and expense of hardware prototyping.

I. Introduction

VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Descriptive Language. It is used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general programming language. VHDL was originally developed at the behest of the US Department of Defence in order to document the behaviour of the ASICs that supplier companies were including in equipment. VHDL is influenced from Ada and Pascal. The initial release of VHDL was designed as per IEEE 1076 standard in 1987. The most commonly used VHDL version supported by CAD tools is IEEE 1076 1993.

A. Features of VHDL

- It is a hardware descriptive language used for design entry and simulation of digital circuits.
- It is an event-driven language: i.e. whenever an event occurs on signals in VHDL, it triggers the execution of a statement.
- It allows both concurrent as well as sequential modelling.
- It gives the flexibility to define data types that are specific to user needs apart from predefined types.
- It supports code reusability and code sharing via packages and user defined libraries.
- It is case-insensitive i.e. it does not differentiate between lowercase and uppercase letters.
- It is strongly typed language i.e. it does not support implicit conversion between data types.

B. Levels of representation and abstraction

A digital system can be represented at different levels of abstraction. This keeps the description and design of complex systems manageable.

1) Behavioral – The highest level of abstraction that describes a system in terms of what it does (or how it behaves)

rather than in terms of its components and interconnection between them. A behavioral description specifies the relationship between the input and output signals. This could be a Boolean expression or a more abstract description such as the Register Transfer or Algorithmic level.

2) Structural – The structural level, on the other hand, describes a system as a collection of gates and components that are interconnected to perform a desired function. A structural description could be compared to a schematic of interconnected logic gates. It is a representation that is usually closer to the physical realization of a system.

C. Lexical Elements

- 1) Comments VHDL comments start with two adjacent hyphens ('--') and extend to the end of the line. They have no part in the meaning of a VHDL description.
- 2) Identifiers Identifiers in VHDL are used as reserved words and as programmer defined names. They must conform to the rule:

```
letter { [underscore] letter_or_digit}
```

Identifiers are case insensitive but underscore characters in identifiers are significant.

3) Numbers – Literal numbers may be expressed either in decimal or in a base between two and sixteen. If the literal includes a point, it represents a real number, otherwise it represents an integer. Decimal literals are defined by:

```
dec_literal ::= integer[.integer][exponent]
integer ::= digit {[underline]digit}
exponent ::= E [+] integer | E - integer
```

The base and the exponent are expressed in decimal. The exponent indicates the power of the base by which the literal is multiplied. The letters A to F (upper or lower case) are used as extended digits to represent 10 to 15.

- 4) Characters Literal characters are formed by enclosing an ASCII character in single-quote marks ('').
- 5) Strings Literal strings of characters are formed by enclosing the characters in double-quote marks (""). To include a double-quote mark itself in a string, a pair of double-quote marks must be put together. A string can be used as a value for an object which is an array of characters.
- 6) Bit Strings VHDL provides a convenient way of specifying literal values for arrays of type bit ('0's and '1's). The syntax is:

```
bit_string_literal ::= base_spec "bit_val"
base_spec ::= B | O | X
bit_val ::= ext_dig {[underscore] ext_dig}
```

Base specifier $\ensuremath{\mathsf{B}}$ stands for binary, $\ensuremath{\mathsf{O}}$ for octal and $\ensuremath{\mathsf{X}}$ for hexadecimal.

D. Expressions and Operators

An expression is a formula combining primaries with operators. Primaries include names of objects, literals, function calls and parenthesized expressions.

The logical operators and, or, nand, nor, xor and not operate on values of type bit or boolean, and also on one-dimensional arrays of these types. For array operands, the operation is applied between corresponding elements of each array, yielding an array of the same length as the result. For bit and boolean operands, and, or, nand, and nor are 'short-circuit' operators, i.e. they only evaluate their right operand if the left operand does not determine the result. So and and nand only evaluate the right operand if the left operand is true or '1', and or and nor only evaluate the right operand if the left operand if the left operand is false or '0'.

The **relational operators** (=, /=, <, <=, > and >=) must have both operands of the same type, and yield **boolean** results. The **equality operators** (= and /=) can have operands of any type. For composite types, two values are equal if all of their corresponding elements are equal. The remaining operators must have operands which are scalar types or one-dimensional arrays of discrete types.

The **sign operators** (+ and –) and the **addition** (+) and **subtraction** (–) operators have their usual meaning on numeric operands. The **concatenation operator** (&) operates on one-dimensional arrays to form a new array with the contents of the right operand following the contents of the left operand. It can also concatenate a single new element to an array, or two individual elements to form an array. The concatenation operator is most commonly used with strings.

The multiplication (*) and division (/) operators work on integer, floating point and physical types. The modulus (mod) and remainder (rem) operators only work on integer types. The absolute value (abs) operator works on any numeric type. Finally, the exponentiation (**) operator can have an integer or floating point left operand, but must have an integer right operand. A negative right operand is only allowed if the left operand is a floating point number.

E. Sequential Statements

VHDL contains a number of facilities for modifying the state of objects and controlling the flow of execution of models.

1) Variable Assignment – As in other programming languages, a variable is given a new value using an assignment statement. The syntax is:

```
target := expression;
target ::= name | aggregate
```

In the simplest case, the target of the assignment is an object name, and the value of the expression is given to the named object. The object and the value must have the same base type. If the target of the assignment is an aggregate, then the elements listed must be object names, and the value of the expression must be a composite value of the same type as the aggregate.

2) If Statement – The if statement allows selection of statements to execute depending on one or more conditions. The syntax is:

```
if condition then
    sequence_of_statements
{ elsif condition then
    sequence_of_statements }
[ else
    sequence_of_statements ]
end if:
```

The conditions are expressions resulting in boolean values. The conditions are evaluated successively until one found that yields the value true. In that case the corresponding statement list is executed. Otherwise, if the else clause is present, its statement list is executed.

3) Case Statement – The case statement allows selection of statements to execute depending on the value of a selection expression. The syntax is:

```
case expression is
   case_statement_alternative
   { case_statement_alternative }
end case;
case_statement_alternative ::=
   when choices =>
   sequence_of_statements
choices ::= choice { | choice }
choice ::=
   simple_expression
   | discrete_range
   | element_simple_name
   | others
```

The selection expression must result in either a discrete type, or a one-dimensional array of characters. The alternative whose choice list includes the value of the expression is selected and the statement list executed.

4) Loop Statements – VHDL has a basic loop statement, which can be augmented to form the usual while and for loops seen in other programming languages. The syntax of the loop statement is:

```
[ loop_label : ]
   [ iteration_scheme ] loop
    sequence_of_statements
   end loop [ loop_label ] ;
iteration_scheme ::=
   while condition
   | for loop_parameter_specification
parameter_specification ::=
   identifier in discrete_range
```

If the iteration scheme is omitted, we get a loop which will repeat the enclosed statements indefinitely. An example of such a basic loop is:

```
loop
    do_something;
end loop;
```

The while iteration scheme allows a test condition to be evaluated before each iteration. The iteration only proceeds if the test evaluates to true. If the test is false, the loop statement terminates. An example:

```
while index < length and str(index)/=' ' loop
  index := index + 1;
end loop;</pre>
```

The for iteration scheme allows a specified number of iterations. The loop parameter specification declares an object which takes on successive values from the given range for each iteration of the loop. Within the statements enclosed in the loop, the object is treated as a constant, and so may not be assigned to. The object does not exist beyond execution of the loop statement. An example:

```
for item in 1 to last_item loop
   table(item) := 0;
end loop;
```

- 5) Null Statement The null statement has no effect. It may be used to explicitly show that no action is required in certain cases. It is most often used in case statements, where all possible values of the selection expression must be listed as choices, but for some choices no action is required.
- 6) Assertions An assertion statement is used to verify a specified condition and to report if the condition is violated. The syntax is:

```
assert condition
  [ report expression ]
  [ severity expression ];
```

If the report clause is present, the result of the expression must be a string. This is a message which will be reported if the condition is false. If it is omitted, the default message is "Assertion violation". If the severity clause is present the expression must be of the type severity_level. If it is omitted, the default is error. A simulator may terminate execution if an assertion violation occurs and the severity value is greater than some implementation dependent threshold. Usually the threshold will be under user control.

F. VHDL Structure

1) Entity Declaration

The entity declaration defines the **name** of the entity and lists the input and output ports. The general form is:

mode is one of in, out, buffer, inout that indicate the signal direction and type is a built-in or user-defined signal type. Some signal types are bit, bit_vector, std_logic, std_ulogic, std_logic_vector, time, real, std_ulogic_vector, boolean, integer, character.

2) Architecture declaration


The architecture body specifies how the circuit operates and how it is implemented. The architecture body looks as follows:

```
architecture arch_name of entity is
   -- Declarations
   -- components declarations
   -- signal declarations
   -- constant declarations
   -- type declarations
begin
   -- Statements
:
end architecture_name;
```

II. ACTIVITY I

Write VHDL code to implement the logic circuit shown in figure, which has 4 inputs (x1, x2, x3, x4) and one output (f). Provide the following architectural styles:

Dataflow style Behavioral style



Write a VHDL test bench to verify the operation of the logic circuit. Provide a simulation waveform depicting all possible input cases

(a) Dataflow style

(b) Behavioral style

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY small_ckt IS PORT (
    A, B, C, D: IN STD_LOGIC;
    F: OUT STD_LOGIC
);

END small_ckt;
```

ARCHITECTURE behavorial OF small_ckt IS SIGNAL F1, F2, F3, F4: STD_LOGIC;

```
[small_ckt_structural.vhd]
example: PROCESS(A,B,C,D,F1,F2,F3,F4)
                                                LIBRARY IEEE;
                                                USE IEEE.STD LOGIC 1164.ALL;
   F1 \le A AND B;
                                                ENTITY small ckt IS PORT (
                                                    A, B, C, D: IN STD LOGIC;
   F2 <= NOT B AND C;
   F3 <= F1 OR F2;
                                                    F: OUT STD_LOGIC
    F4 <= F2 AND D;
    F <= F3 OR F4;
                                                END small ckt;
END PROCESS example;
                                                ARCHITECTURE structural OF small ckt IS
                                                    SIGNAL F1, F2, F3, F4: STD LOGIC;
END behavorial;
                                                COMPONENT and IS PORT (
                                                   i1, i2: IN STD LOGIC;
(c) Structural style
                                                    ol: OUT STD LOGIC
[and1.vhd]
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                               END COMPONENT;
ENTITY and 1 IS PORT (
                                               COMPONENT and not IS PORT (
                                                    i1, i2: IN STD LOGIC;
    i1, i2: IN STD_LOGIC;
                                                    ol: OUT STD LOGIC
    ol: OUT STD LOGIC
);
                                                );
                                                END COMPONENT;
END and1;
ARCHITECTURE dataflow OF and1 IS
                                               COMPONENT orl IS PORT (
                                                    i1, i2: IN STD_LOGIC;
BEGIN
   o1 <= i1 AND i2;
                                                    o1: OUT STD_LOGIC
END dataflow;
                                                );
                                                END COMPONENT;
[or1.vhd]
                                               BEGIN
LIBRARY IEEE;
                                                    C1: and1 PORT MAP (i1 \Rightarrow A, i2 \Rightarrow B,
USE IEEE.STD LOGIC 1164.ALL;
                                                        01 => F1);
ENTITY or1 IS PORT (
                                                    C2: andnot PORT MAP (i1 \Rightarrow B, i2 \Rightarrow
  i1, i2: IN STD LOGIC;
                                                        C, o1 => F2);
                                                    C3: or1 PORT MAP (i1 \Rightarrow F1, i2 \Rightarrow F2,
   o1: OUT STD LOGIC
);
                                                        01 => F3);
                                                    C4: and1 PORT MAP (i1 \Rightarrow F2, i2 \Rightarrow D,
END or1;
                                                        01 = F4);
ARCHITECTURE dataflow OF or1 IS
                                                    C5: or1 PORT MAP (i1 \Rightarrow F3, i2 \Rightarrow F4,
                                                        01 => F);
   o1 <= i1 OR i2;
                                               END structural;
END dataflow;
                                                (d) Test bench
                                                LIBRARY IEEE;
[andnot.vhd]
LIBRARY IEEE;
                                               USE IEEE.STD LOGIC 1164.ALL;
                                               USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY and not IS PORT (
                                               ENTITY small ckt tb IS
   i1, i2: IN STD LOGIC;
                                               END small_ckt_tb;
    ol: OUT STD LOGIC
                                               ARCHITECTURE behav OF small ckt tb IS
);
END andnot;
                                               COMPONENT small_ckt
                                                PORT (
                                                    A, B, C, D: IN STD LOGIC;
ARCHITECTURE dataflow OF andnot IS
                                                    F: OUT STD LOGIC
BEGIN
   o1 <= NOT i1 AND i2;
                                                    );
                                               END COMPONENT;
END dataflow;
```

```
SIGNAL
                            input_vector:
STD LOGIC VECTOR( 3 DOWNTO 0) := "0000";
    SIGNAL output: STD_LOGIC;
BEGIN
    uut: small ckt PORT MAP(
          A =  input vector(3),
          B => input vector(2),
          C => input_vector(1),
          D => input vector(0),
          F => output
    );
    stim proc: PROCESS
    BEGIN
          FOR index IN 0 TO 15 LOOP
                input_vector
std_logic_vector(to unsigned(index,4));
                 WAIT FOR 50 ns;
          END LOOP;
    END PROCESS;
END behavioral;
```

Here, we need to implement given logic circuit in VHDL. In dataflow style, we simply created four input signal along with single output and by using logical operators we simply wrote the expression to produce output.

Behavior style is also similarly done. Only difference in behavioural style is that we called a process to execute the operation and to produce the output.

In structural style, we first created three components namely, and1, or1 and andnot. Then these components are used to make structure of the logic circuit. While writing structure PORT MAP is used to connect signals to the port. Components are used to perform each operation separately before producing the output.

0 ns | 200 ns |



[o]

🌡 output

Name

▼ 號 input_vector[3:0]	0000 0001 0010 0011	0100 0101 0110 0111
V ₆ [3]		
16 [2]		
Va [1]		
U ₀ [0]		
le output		
Name	400 ns	600 ns
▼ 🦬 input_vector[3:0]	1000 \ 1001 \ 1010 \ 1011	1100 / 1101 / 1110 / 1111
V ₆ [3]		
[2]		

III. ACTIVITY II

Write VHDL code to design a logic circuit that implements the truth table of BCD-to-Gray code converter. Use Karnaugh maps to simplify the output functions. Provide the following architectural styles:

Dataflow style Behavioral style Structural style

TABLE – I
TRUTH TABLE OF BCD-TO-GRAY CODE CONVERTER

	BCD Nu	mbers	Gı	ay Code	Numbe	rs	
Х3	X2	X1	X0	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
:	:	:	:	:	:	:	:
1	1	1	1	1	0	0	0

Write a VHDL test bench to verify the operation of the logic circuit. Provide a simulation waveform depicting all possible input cases.

(a) Karnaugh Map Simplification

x1x0 →					x1x0 →				
X3X2↓	00	01	11	10	X3X2↓	00	01	11	10
00	0	0	0	0	00	0	0	0	0
01	0	0	0	0	01	1	1	1	1
11	1	1	1	1	11	0	0	0	0
10	1	1	1	1	10	1	1	1	1
	k-map for Y3 Y3 = X3 x = x = x = x = x = x = x = x = x = x =								
X1X0 →					X1X0 →				
X3X2↓	00	01	11	10	X3X2↓	00	01	11	10
00	0	0	1	1	00	0	1	0	1
01	1	1	0	0	01	0	1	0	1
11	4		_	_					
	1	1	0	0	11	0	1	0	1
10	0	0	1	1	11 10	0	1	0	1

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY bcd_gray IS PORT (
X3, X2, X1, X0: IN STD LOGIC;

```
Y3, Y2, Y1, Y0: OUT STD LOGIC
                                                    o <= xnorab NOR xnorab;
);
END bcd gray;
                                                END PROCESS xor_nor;
ARCHITECTURE dataflow OF bcd gray IS
                                                 END behavorial;
BEGIN
                                                 [bcd_gray_structural.vhd]
    Y3 <= X3;
                                                 LIBRARY IEEE;
    Y2 <= X2 XOR X3;
                                                 USE IEEE.STD LOGIC 1164.ALL;
    Y1 <= X1 XOR X2;
    Y0 <= X0 XOR X1;
                                                 ENTITY bcd gray IS PORT (
                                                      X3, X2, X1, X0: IN STD_LOGIC;
Y3, Y2, Y1, Y0: OUT STD_LOGIC
END dataflow;
(c) Behavioral style
                                                 );
LIBRARY IEEE;
                                                 END bcd gray;
USE IEEE.STD_LOGIC_1164.ALL;
                                                 ARCHITECTURE structural OF bcd gray IS
ENTITY bcd_gray IS PORT (
    X3, X2, X1, X0: IN STD_LOGIC;
Y3, Y2, Y1, Y0: OUT STD_LOGIC
                                                 COMPONENT xor_nor IS PORT (
                                                     a, b: IN STD LOGIC;
                                                     o: OUT STD LOGIC
);
END bcd_gray;
                                                 );
                                                 END COMPONENT;
ARCHITECTURE behavorial OF bcd gray IS
                                                 BEGIN
BEGIN
                                                      C0: xor_nor PORT MAP (a => X3, b =>
PROCESS (X3, X2, X1, X0)
                                                           '0', \circ => Y3);
                                                      C1: xor nor PORT MAP (a \Rightarrow X3, b \Rightarrow
                                                           X2, \circ => Y2);
BEGIN
    Y3 <= X3;
                                                      C2: xor nor PORT MAP (a \Rightarrow X2, b \Rightarrow
    Y2 <= X2 XOR X3;
                                                           X1, \circ \Rightarrow Y1);
    Y1 <= X1 XOR X2;
                                                      C3: xor nor PORT MAP (a \Rightarrow X1, b \Rightarrow
    Y0 <= X0 XOR X1;
                                                           X0, \circ => Y0);
END PROCESS
                                                 END structural;
END behavorial;
                                                 (e) Test Bench
(d) Structural style (using only NOR gates)
                                                 LIBRARY IEEE;
                                                 USE IEEE.STD LOGIC 1164.ALL;
[xor nor.vhd]
LIBRARY IEEE;
                                                 USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC 1164.ALL;
                                                 ENTITY bcd gray tb IS
ENTITY xor nor IS PORT (
                                                 END bcd gray tb;
    a, b: IN STD LOGIC;
    o: OUT STD LOGIC
                                                 ARCHITECTURE behavioral OF bcd gray tb IS
                                                      COMPONENT bcd_gray
);
END xor_nor;
                                                      PORT (
                                                            X3, X2, X1, X0: IN STD LOGIC;
ARCHITECTURE behavorial OF xor nor IS
                                                            Y3, Y2, Y1, Y0: OUT STD LOGIC;
SIGNAL nota, notb, xnorab: STD LOGIC;
                                                      END COMPONENT;
BEGIN
                                                     SIGNAL
xor_nor: PROCESS (a,b,nota,notb,xnorab)
                                                                               input vector:
                                                 STD_LOGIC_VECTOR( 3 DOWNTO 0) := "0000";
BEGIN
                                                      SIGNAL
                                                                             output_vector:
                                                 STD LOGIC VECTOR( 3 DOWNTO 0) := "0000";
    nota <= a NOR a;
    notb <= b NOR b;
    xnorab <= (a NOR notb) NOR</pre>
                                                 BEGIN
                                                     uut: bcd gray PORT MAP(
                (nota NOR b);
```

```
X3 => input_vector(3),
          X2 => input vector(2),
          X1 => input vector(1),
          X0 => input vector(0),
          Y3 => output vector(3),
          Y2 => output vector(2),
          Y1 => output vector(1),
          Y0 => output vector(0)
    );
    stim proc: PROCESS
    BEGIN
          FOR index IN 0 TO 15 LOOP
                 input vector
std logic vector(to unsigned(index,4));
                 WAIT FOR 50 ns;
          END LOOP;
    END PROCESS;
END behavioral;
```

Second activity is a BCD to Gray code converter. Using the given truth table (though incomplete), expression for Y3, Y2, Y1, Y0 is calculated using Karnaugh simplification. This expression was used directly in dataflow as well as behavioural style. But in case of structural style, we were required to use NOR gate for each operation. So, we created XOR gate using NOR gate only and used it in structural description of the converter.





IV. ACTIVITY III

Write VHDL code to implement the logic function (f) with three input variables x1, x2, x3. The function (f) is equal to 1 if

and only if two variables are equal to 1; otherwise, it is equal to zero. Draw a truth table for the function (f), and use Karnaugh maps to simplify. Provide the following architectural styles:

Dataflow style

Behavioral style

Structural style (using only NAND gates)


Write a VHDL test bench to verify the operation of the logic circuit. Provide a simulation waveform depicting all possible input cases.

(a) Truth Table

TABLE - II TRUTH TABLE FOR ACTIVITY III

	Input		Output
X2	X1	X0	Y3
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

(b) Karnaugh Map Simplification



(c) Dataflow style

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY func IS PORT (
    X1, X2, X3: IN STD LOGIC;
    F: OUT STD LOGIC
END func;
ARCHITECTURE dataflow OF func IS
BEGIN
          (X1 AND X2 AND NOT X3) OR (X3
          AND (X1 XOR X2));
END dataflow;
```


(d) Behavioral style

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY func IS PORT (
    X1, X2, X3: IN STD LOGIC;
    F: OUT STD LOGIC
);
```

```
END func;
                                               BEGIN
                                                   G1 \le a NAND a;
ARCHITECTURE behavioral OF func IS
                                                   G2 <= b NAND b;
SIGNAL A1, A2, A3: STD LOGIC;
                                                   G3 <= G1 NAND G2;
                                                   G4 <= G3 NAND G3;
                                                   G5 <= c NAND c;
PROCESS (X1, X2, X3, A1, A2, A3)
                                                   o <= G4 NAND G5;
                                               END PROCESS;
BEGIN
    A1 <= X1 AND X2 AND NOT X3;
                                               END behavorial;
    A2 \leq X1 XOR X2;
    A3 <= A2 AND X3;
                                               [func structural.vhd]
    F <= A1 OR A3;
                                               LIBRARY IEEE;
                                               USE IEEE.STD LOGIC 1164.ALL;
END PROCESS;
END behavioral;
                                               ENTITY func IS PORT (
                                                   X3, X2, X1: IN STD LOGIC;
                                                    F: OUT STD LOGIC
(e) Structural style
[func and 1.vhd]
                                               );
LIBRARY IEEE;
                                               END func;
USE IEEE.STD_LOGIC_1164.ALL;
                                               ARCHITECTURE structural OF func IS
                                                    SIGNAL A1, A2, A3: STD LOGIC;
ENTITY and 1 IS PORT (
   a, b, c: IN STD_LOGIC;
    o: OUT STD LOGIC
                                                   COMPONENT and 1 IS PORT (
);
                                                         a, b, c: IN STD_LOGIC;
                                                          o: OUT STD LOGIC
END and1;
                                                    );
ARCHITECTURE behavorial OF and1 IS
                                                   END COMPONENT;
SIGNAL F1, F2, F3, F4: STD LOGIC;
                                                   COMPONENT or1 IS PORT (
                                                        a, b, c: IN STD LOGIC;
BEGIN
                                                         o: OUT STD LOGIC
PROCESS (a,b,c,F1,F2,F3,F4)
                                                    );
                                                   END COMPONENT;
BEGIN
    F1 \le a NAND a;
    F2 <= F1 NAND b;
                                                   BEGIN
    F3 <= F2 NAND F2;
                                                          N1: and1 PORT MAP (a \Rightarrow X1, b
                                                              => X2, c => X3, o => A1);
    F4 <= F3 NAND c;
                                                          N2: and1 PORT MAP (a \Rightarrow X2, b
    o <= F4 NAND F4;
END PROCESS;
                                                              => X3, c => X1, o => A2);
                                                          N3: and1 PORT MAP (a \Rightarrow X3, b
END behavorial;
                                                              => X1, c => X2, o => A3);
                                                          N4: or1 PORT MAP (a \Rightarrow A1, b \Rightarrow
                                                              A2, c \Rightarrow A3, o \Rightarrow F;
[func or1.vhd]
LIBRARY IEEE;
                                               END structural;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY or1 IS PORT (
                                               (f) Test Bench
   a, b, c: IN STD LOGIC;
                                               LIBRARY IEEE;
    o: OUT STD_LOGIC
                                               USE IEEE.STD LOGIC 1164.ALL;
);
                                               USE IEEE.NUMERIC STD.ALL;
END or1;
                                               ENTITY func tb IS
                                               END func tb;
ARCHITECTURE behavorial OF or1 IS
SIGNAL G1, G2, G3, G4, G5: STD LOGIC;
                                               ARCHITECTURE behavioral OF func tb IS
BEGIN
                                                   COMPONENT func
                                                   PORT (
PROCESS (a,b,c,G1,G2,G3,G4,G5)
```

```
X1, X2, X3: IN STD LOGIC;
           F: OUT STD LOGIC
    );
    END COMPONENT;
    SIGNAL
                         STD LOGIC VECTOR (2
               input:
DOWNTO 0):= "000";
    SIGNAL output: STD LOGIC :='0';
    BEGIN
           uut: func PORT MAP (
                  X3 \Rightarrow input(2),
                  X2 \Rightarrow input(1),
                  X1 \Rightarrow input(0),
                  F => output
           );
    stim proc: PROCESS
BEGIN
    FOR index IN 0 TO 7 LOOP
                    <=
           input
                           STD_LOGIC_VECTOR
(TO UNSIGNED (index, 3));
           WAIT FOR 50 ns;
    END LOOP;
END PROCESS;
END behavioral;
```

This activity is similar to previous activity. Before proceeding, we need to make truth table for given problem for all possible cases which we did and then used the expression generated from the truth table in dataflow and behavioural style. In structural style, three basic gates AND, OR, and NOT were made using NAND gate as instructed. NOT gate was not separately made but calculated inside AND and OR gate. These components were then used in structural description of the logic circuit.



V. ACTIVITY IV

Write VHDL code to implement the implicit sum of products (SOP) and product of sum (POS) logic functions $F1(x1,x2,x3,x4) = \sum (m0,m1,m4,m5,m8,m9,m14,m15)$ $F2(x1,x2,x3,x4) = \prod (M0,M1,M5,M8,M9,M13,M15)$ Draw the truth tables for the functions, and use Karnaugh maps to simplify. Provide the following architectural styles:

Dataflow style

Behavioral style

Structural style (using only NAND gates)

Write a VHDL test bench to verify the operation of the logic circuit. Provide a simulation waveform depicting all possible input cases.

(a) Truth Table

TABLE – III TRUTH TABLE FOR ACTIVITY IV

	Inp	Out	put		
Х3	Х2	X1	X0	F1	F2
0	0	0	0	1	0
0	0	0	1	1	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	1
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	0	1
1	1	0	1	0	0
1	1	1	0	1	1
1	1	1	1	1	0

(b) Karnaugh Map Simplification

X1X0 → X3X2↓	00	01	11	10	X1X0 → X3X2↓	00	01	11	10
00	1	1	0	0	00	0	0	1	1
01	1	1	0	0	01	1	0	1	1
11	0	0	1	1	11	1	0	0	1
10	1	1	0	0	10	0	0	1	1

k-map for F1 k-map for F2
$$F1 = X1'X3' + X2'X3' + X1X2X3$$
 $F2 = (X3 + X4')(X2 + X3)(X1'+X2'+X4')$

(a) Dataflow style (for F1)

LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;

ENTITY sop IS PORT (
 X1, X2, X3, X4: IN STD_LOGIC;
 Y: OUT STD_LOGIC
);
END sop;

ARCHITECTURE dataflow OF sop IS

BEGIN

Y <= (NOT X1 AND NOT X3) OR (NOT X2 AND NOT X3) OR (X1 AND X2 AND X3);

```
END dataflow;
                                              );
                                              END or1;
(b) Behavioral style (for F1)
                                              ARCHITECTURE behavorial OF or1 IS
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                              SIGNAL G1, G2: STD LOGIC;
ENTITY sop IS PORT (
                                              BEGIN
   X1, X2, X3, X4: IN STD LOGIC;
    Y: OUT STD LOGIC
                                              PROCESS (a,b,G1,G2)
);
                                              BEGIN
END sop;
                                                  G1 \le a NAND a;
                                                  G2 <= b NAND b;
ARCHITECTURE behavorial OF sop IS
                                                  o <= G1 NAND G2;
                                              END PROCESS;
BEGIN
                                              END behavorial;
PROCESS (X1, X2, X3, X4)
                                               [sop not.vhd]
    Y <= (NOT X1 AND NOT X3) OR (NOT X2
                                              LIBRARY IEEE;
     AND NOT X3) OR (X1 AND X2 AND X3);
                                              USE IEEE.STD LOGIC 1164.ALL;
END PROCESS;
                                              ENTITY not1 IS PORT (
                                                  a: IN STD_LOGIC;
END behavorial;
                                                   o: OUT STD LOGIC
                                              );
(c) Structural style (using only NAND gates) (for F1)
                                              END not1;
[sop_and.vhd]
                                              ARCHITECTURE behavorial OF not1 IS
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                              BEGIN
ENTITY and IS PORT (
   a, b: IN STD LOGIC;
                                              PROCESS (a)
    o: OUT STD LOGIC
                                              BEGIN
);
                                                   o <= a NAND a;
                                              END PROCESS;
END and1;
ARCHITECTURE behavorial OF and1 IS
                                              END behavorial;
SIGNAL F: STD LOGIC;
                                               [sop structural.vhd]
BEGIN
                                               LIBRARY IEEE;
                                               USE IEEE.STD LOGIC 1164.ALL;
PROCESS (a,b,F)
                                              ENTITY sop IS PORT (
                                                   X1, X2, X3, X4: IN STD LOGIC;
BEGIN
                                                   Y: OUT STD LOGIC
   F <= a NAND b;
   o <= F NAND F;
                                              );
                                              END sop;
END PROCESS;
                                              ARCHITECTURE structural OF sop IS
END behavorial;
                                                   SIGNAL NX1, NX2, NX3, F: STD LOGIC;
                                                   SIGNAL I1, I2, I3, I4: STD LOGIC;
[sop_or.vhd]
LIBRARY IEEE;
                                                   COMPONENT not1 IS PORT (
USE IEEE.STD_LOGIC_1164.ALL;
                                                         a: IN STD LOGIC;
                                                         o: OUT STD LOGIC
ENTITY or1 IS PORT (
                                                   );
    a,b: IN STD LOGIC;
                                                   END COMPONENT;
    o: OUT STD LOGIC
```

```
COMPONENT and 1 IS PORT (
           a, b: IN STD LOGIC;
                                                 ARCHITECTURE behavorial OF pos IS
           o: OUT STD LOGIC
    );
                                                   BEGIN
    END COMPONENT;
                                                   PROCESS (X1, X2, X3, X4)
    COMPONENT orl IS PORT (
                                                   BEGIN
           a, b: IN STD LOGIC;
                                                        Y \le (X3 \text{ OR NOT } X4) \text{ AND } (X2 \text{ OR } X3)
           o: OUT STD LOGIC
                                                        AND (NOT X1 OR NOT X2 OR NOT X4);
                                                   END PROCESS;
    );
    END COMPONENT;
                                                   END behavorial;
BEGIN
    N1: not1 PORT MAP (a \Rightarrow X1, o \Rightarrow NX1);
                                                   (f) Structural style (using only NAND gates) (for F2)
    N2: not1 PORT MAP (a => X2, o => NX2);
                                                   [pos and.vhd]
    N3: not1 PORT MAP (a => X3, o => NX3);
                                                   LIBRARY IEEE;
                                                   USE IEEE.STD LOGIC 1164.ALL;
    A1: and1 PORT MAP (a \Rightarrow NX1, b \Rightarrow X3,
         o => I1);
                                                   ENTITY and 1 IS PORT (
                                                       a, b: IN STD LOGIC;
    A2: and1 PORT MAP (a \Rightarrow NX2, b \Rightarrow
         NX3, \circ \Rightarrow I2);
                                                        o: OUT STD LOGIC
    A3: and1 PORT MAP (a \Rightarrow X1, b \Rightarrow X2,
                                                   );
         o => I3);
                                                   END and1;
    A4: and1 PORT MAP (a \Rightarrow I3, b \Rightarrow X3,
         \circ => 14);
                                                   ARCHITECTURE behavorial OF and1 IS
                                                   SIGNAL F: STD LOGIC;
    O1: or1 PORT MAP (a => I1, b => I2,
         o => F);
                                                   BEGIN
    O2: or1 PORT MAP (a \Rightarrow F, b \Rightarrow I4, o
         => Y);
                                                   PROCESS (a,b,F)
                                                   BEGIN
END structural;
                                                       F <= a NAND b;
                                                       o <= F NAND F;
                                                   END PROCESS;
(d) Dataflow style (for F2)
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                                   END behavorial;
ENTITY pos IS PORT (
                                                   [pos_or.vhd]
    X1, X2, X3, X4: IN STD LOGIC;
                                                   LIBRARY IEEE;
    Y: OUT STD LOGIC
                                                   USE IEEE.STD LOGIC 1164.ALL;
);
END pos;
                                                   ENTITY or1 IS PORT (
                                                       a, b: IN STD LOGIC;
ARCHITECTURE dataflow OF pos IS
                                                       o: OUT STD_LOGIC
                                                   );
BEGIN
                                                   END or1;
    Y \le (X3 \text{ OR NOT } X4) \text{ AND } (X2 \text{ OR } X3)
     AND (NOT X1 OR NOT X2 OR NOT X4);
                                                   ARCHITECTURE behavorial OF or1 IS
END dataflow;
                                                   SIGNAL G1, G2: STD LOGIC;
(e) Behavioral style (for F2)
                                                   BEGIN
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                                   PROCESS (a,b,G1,G2)
                                                   BEGIN
ENTITY pos IS PORT (
                                                       G1 \le a NAND a;
   X1, X2, X3, X4: IN STD LOGIC;
                                                       G2 \le b \text{ NAND b};
                                                       o <= G1 NAND G2;
    Y: OUT STD LOGIC
);
                                                   END PROCESS;
END pos;
```

```
END behavorial;
                                                     O1: or1 PORT MAP (a \Rightarrow X3, b \Rightarrow NX4,
                                                          \circ \Rightarrow I1);
[pos not.vhd]
                                                     O2: or1 PORT MAP (a \Rightarrow X2, b \Rightarrow X3,
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                                          o => 12);
                                                     O3: or1 PORT MAP (a \Rightarrow NX1, b \Rightarrow NX2,
ENTITY not1 IS PORT (
                                                          o => 13);
   a: IN STD LOGIC;
                                                     O4: or1 PORT MAP (a \Rightarrow I3, b \Rightarrow NX4,
    o: OUT STD LOGIC
                                                          \circ => 14);
);
                                                     A1: and1 PORT MAP (a \Rightarrow I1, b \Rightarrow I2,
END not1;
                                                          \circ => F);
ARCHITECTURE behavorial OF not1 IS
                                                     A2: and1 PORT MAP (a \Rightarrow F, b \Rightarrow I4,
                                                          \circ => Y);
BEGIN
                                                 END structural;
PROCESS (a)
                                                 (g) Test Bench
   o <= a NAND a;
                                                 LIBRARY IEEE;
END PROCESS;
                                                 USE IEEE.STD LOGIC 1164.ALL;
                                                 USE IEEE.NUMERIC STD.ALL;
END behavorial;
                                                 ENTITY sop_tb IS
[pos_structural.vhd]
                                                 END sop_tb;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                                ARCHITECTURE behavioral OF sop tb IS
                                                     COMPONENT sop
                                                     PORT (
ENTITY pos IS PORT (
                                                            X1, X2, X3, X4: IN STD LOGIC;
   X1, X2, X3, X4: IN STD LOGIC;
                                                            Y: OUT STD LOGIC
    Y: OUT STD LOGIC
);
                                                     );
                                                     END COMPONENT;
END pos;
ARCHITECTURE structural OF pos IS
                                                     SIGNAL
                                                                              input vector:
                                                 STD LOGIC VECTOR(3 DOWNTO 0) := "0000";
    SIGNAL NX1, NX2, NX4, F: STD LOGIC;
    SIGNAL I1, I2, I3, I4: STD LOGIC;
                                                     SIGNAL output: STD LOGIC:= '0';
    COMPONENT not1 IS PORT (
                                                 BEGIN
          a: IN STD LOGIC;
                                                     uut: sop PORT MAP(
           o: OUT STD LOGIC
                                                           X1 \Rightarrow input vector(3),
                                                            X2 \Rightarrow input vector(2),
    END COMPONENT;
                                                            X3 \Rightarrow input vector(1),
                                                            X4 => input vector(0),
    COMPONENT and 1 IS PORT (
                                                            Y => output
          a, b: IN STD LOGIC;
           o: OUT STD LOGIC
                                                     stim proc: PROCESS
    );
    END COMPONENT;
    COMPONENT or1 IS PORT (
                                                           FOR index IN 0 TO 15 LOOP
                                                                 input_vector <=
          a, b: IN STD LOGIC;
          o: OUT STD LOGIC
                                               std_logic_vector(to_unsigned(index,4));
                                                                 WAIT FOR 50 ns;
    END COMPONENT;
                                                            END LOOP;
                                                     END PROCESS;
BEGIN
    N1: not1 PORT MAP (a \Rightarrow X1, o \Rightarrow NX1);
                                                END behavioral;
    N2: not1 PORT MAP (a => X2, o => NX2);
    N3: not1 PORT MAP (a => X4, o => NX4); Discussion:
```

Instead of logic circuit, this question provided us the sum of product and product of sum function. In this activity, we first drew the truth table for each function and using Karnaugh Map, simplified to shorter expression. This expression was directly used in dataflow and behavioural style using logical operators. In structural style, basic gates were made as components using NAND gate only. These components were then used in structural description of the SOP and POS function.

Output (for sum of product, F1):

Name	10 ns	100 ns	200 ns	300 ns
▼	0000 0001	0010 0011	0100 0101	0110 (0111)
16 (1) 16 (0)				
le output				

Name	1400 ns	500 ns	600 ns	700 ns
▼ 🌃 input_vector[3:0]	1000 1001	1010 \ 1011	1100 \ 1101	1110 (1111
U ₀ [3]				
16 [2]				
la [1]				
U ₀ [0]				
le output				
			1	1

Output (for product of sun, F2):

Name	0 ns	200 ns
▼ 🔣 input_vector[3:0]	0000 0001 0010 0011	0100 (0101 (0110 (0111)
l∰ [3]		
U ₀ [2]		
V ₆ [1]		
U ₀ [0]		
le output		

Name	400 ns	600 ns
▼ 🕷 input_vector[3:0]	1000 \ 1001 \ 1010 \ 1011	1100 \ 1101 \ 1110 \ 1111
V ₆ [3]		
16 [2]		
V ₆ (1)		
U ₀ [0]		
le output		

VI. ACTIVITY V

Write VHDL code to implement a 2:1 MUX having inputs x1 and x2, select line s and output y.

`TABLE – IV Truth Table for 2:1 Multiplexer

Select Line	Input Lines		Output Line
S	X2	X1	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Provide the following architectural implementation:

Using WITH-SELECT statement

Using WHEN-ELSE statement

Using IF-THEN-ELSE statement

Write a VHDL test bench to verify the operation of the logic circuit. Provide a simulation waveform depicting all possible input cases.

(a) Using WITH-SELECT statement

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY mux2to1 IS PORT (
    S, X1, X2: IN STD LOGIC;
    Y: OUT STD LOGIC
);
END mux2to1;
ARCHITECTURE dataflow OF mux2to1 IS
BEGIN
    WITH (NOT S AND X1) OR (S AND X2)
    SELECT
                '1' WHEN '1',
          Y <=
                '0' WHEN '0',
                '0' WHEN OTHERS;
END dataflow;
```

(b) Using WHEN-ELSE statement

END dataflow;

(c) Using IF-THEN-ELSE statement

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY mux2to1 IS PORT (
        S, X1, X2: IN STD_LOGIC;
        Y: OUT STD_LOGIC
);

END mux2to1;


ARCHITECTURE behavioral OF mux2to1 IS BEGIN

PROCESS (S,X1,X2)
```

```
BEGIN
    IF ((NOT S AND X1) OR (S AND X2)) =
        '1' THEN Y <= '1';
    ELSE Y <= '0';
    END IF;
END PROCESS;
END behavioral:
(d) Test Bench
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY mux2to1 tb IS
END mux2to1 tb;
ARCHITECTURE behavioral OF mux2to1 tb IS
    COMPONENT mux2to1
    PORT (
           S, X1, X2: IN STD LOGIC;
           Y: OUT STD LOGIC
    );
    END COMPONENT;
    SIGNAL
              input:
                        STD_LOGIC_VECTOR(2
DOWNTO 0):= "000";
    SIGNAL output: STD LOGIC;
BEGIN
    uut: mux2to1 PORT MAP (
           S \Rightarrow input(2),
           X2 \Rightarrow input(1),
           X1 \Rightarrow input(0),
           Y => output
    );
stim proc: PROCESS
BEGIN
    FOR index IN 0 TO 7 LOOP
           input <= STD LOGIC VECTOR
                  (TO UNSIGNED (index, 3));
           WAIT FOR 50 ns;
    END LOOP;
END PROCESS;
END behavioral;
```

Designing a 2:1 MUX is similar to designing other logic circuits. By the help of truth table given, we can calculate the expression for output and then it can be used to implement it in VHDL. In this activity, we are required to use WITH-SELECT, WHEN-ELSE and IF-THEN-ELSE statement during design. For simplicity, we adapted dataflow style for first two statement and behavioural style for last statement. All outputs were verified by writing a test bench code for all possible cases of inputs.





VII. ACTIVITY VI

Write VHDL code to implement a 4-bit adder/subtracter using four 1-bit full adders




Fig. 4-bit adder/subtracter using 1-bit Full Adder

 $\label{eq:Table-V} \mbox{Truth Table for 1-bit Full Adder}$

	Input B	its	Output		
х	Υ	Carry (Cin)	Carry (Cout)	Sum (S)	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

$$S = X \oplus Y \oplus Cin$$
 and $Cout = XY + (X \oplus Y) Cin$




Fig. Logic Circuit for 1-bit Full Adder

Use structural architecture style with hierarchical design approach. Use 1-bit adder as the basic building block. Implement the 4-bit adder/subtracter using four 1-bit full adders. Write a VHDL test bench to verify the operation of the


4-bit adder/subtracter. Provide a simulation waveform depicting all possible input cases.

```
sum, cout: OUT STD LOGIC
                                                );
VHDL Code:
                                                END COMPONENT;
[xor1.vhd]
                                                BEGIN
LIBRARY IEEE;
                                                    A0: xor1 PORT MAP (i1 \Rightarrow A S, i2 \Rightarrow
USE IEEE.STD LOGIC 1164.ALL;
                                                         Y0, o1 => F0);
                                                    A1: full adder PORT MAP (i1 => X0, i2
ENTITY xor1 IS PORT (
                                               => F0, cin => A S, sum => S0, cout => C1);
    i1, i2: IN STD LOGIC;
    ol: OUT STD LOGIC
                                                    A2: xor1 PORT MAP (i1 \Rightarrow A S, i2 \Rightarrow
);
                                                         Y1, o1 => F1);
END xor1;
                                                    A3: full adder PORT MAP (i1 => X1, i2
                                                => F1, cin => C1, sum => S1, cout => C2);
ARCHITECTURE dataflow OF xor1 IS
                                                    A4: xor1 PORT MAP (i1 \Rightarrow A S, i2 \Rightarrow
    o1 <= i1 XOR i2;
                                                         Y2, o1 => F2);
END dataflow;
                                                    A5: full_adder PORT MAP (i1 => X2, i2
                                                => F2, cin => C2, sum => S2, cout => C3);
[full_adder.vhd]
LIBRARY IEEE;
                                                    A6: xor1 PORT MAP (i1 \Rightarrow A S, i2 \Rightarrow
USE IEEE.STD LOGIC 1164.ALL;
                                                         Y3, o1 => F3);
                                                    A7: full_adder PORT MAP (i1 => X3, i2
ENTITY full adder IS PORT (
                                                => F3, cin => C3, sum => S3, cout => S4);
    i1, i2, cin: IN STD LOGIC;
    sum, cout: OUT STD LOGIC
                                                END structural;
);
END full adder;
                                                Test Bench
                                                LIBRARY IEEE;
ARCHITECTURE dataflow OF full adder IS
                                                USE IEEE.STD LOGIC 1164.ALL;
BEGIN
                                                USE IEEE.NUMERIC STD.ALL;
    sum <= i1 XOR i2 XOR cin;</pre>
    cout <= (i1 AND i2) OR ((i1 XOR i2)
                                                ENTITY add sub_tb IS
            AND cin);
                                                END add sub tb;
END dataflow;
                                                ARCHITECTURE behavioral OF add sub tb IS
[add_sub_structural.vhd]
                                                    COMPONENT add sub
LIBRARY IEEE;
                                                    PORT (
USE IEEE.STD LOGIC 1164.ALL;
                                                           X3, X2, X1, X0: IN STD LOGIC;
                                                           Y3, Y2, Y1, Y0: IN STD LOGIC;
ENTITY add_sub IS PORT (
                                                           A S: IN STD LOGIC;
    X3, X2, X1, X0: IN STD_LOGIC;
                                                           S4,S3,S2,S1,S0: OUT STD LOGIC
    Y3, Y2, Y1, Y0, A_S: IN STD_LOGIC;
                                                    );
    S4, S3, S2, S1, S0: OUT STD_LOGIC
                                                    END COMPONENT;
);
END add sub;
                                                    SIGNAL addsub: STD LOGIC := '0';
                                                                            input vector1:
ARCHITECTURE structural OF add sub IS
                                              STD LOGIC VECTOR ( 3 DOWNTO 0) := "0000";
    SIGNAL FO, F1, F2, F3: STD LOGIC;
                                                                            input vector2:
                                                    SIGNAL
    SIGNAL C1, C2, C3 : STD LOGIC;
                                              STD LOGIC VECTOR ( 3 DOWNTO 0) := "0000";
                                                                            output_vector:
                                                    SIGNAL
COMPONENT xorl IS PORT (
                                              STD LOGIC VECTOR ( 4 DOWNTO 0) := "00000";
    i1, i2: IN STD LOGIC;
    o1: OUT STD LOGIC
                                                BEGIN
                                                    uut: add_sub PORT MAP(
END COMPONENT;
                                                          A \stackrel{-}{S} => addsub,
                                                           X\overline{3} =  input vector1(3),
COMPONENT full adder IS PORT (
```

i1, i2, cin: IN STD LOGIC;


 $X2 \Rightarrow input vector1(2),$

```
X1 => input_vector1(1),
            X0 => input_vector1(0),
            Y3 => input vector2(3),
            Y2 => input vector2(2),
            Y1 => input vector2(1),
            Y0 \Rightarrow input vector2(0),
            S4 => output vector(4),
            S3 => output vector(3),
            S2 => output_vector(2),
            S1 => output_vector(1),
            S0 => output vector(0)
      );
      stim proc: PROCESS
 BEGIN
      FOR index1 IN 0 TO 15 LOOP
            input_vector1
std_logic_vector(to_unsigned(index1,4));
            FOR index2 IN 0 TO 15 LOOP
                   input_vector2
std logic vector(to unsigned(index2,4));
                   WAIT FOR 50 ns;
            END LOOP;
      END LOOP;
 END PROCESS;
 END behavioral;
```




1,600 ns	1,800 ns	2,000 ns	2,200 ns
	00	10	
0000 0001 0010 0011	0100 (0101 (0110 (0111)	1000 \(1001 \) 1010 \(1011 \)	1100 X 1101 X 1110 X 1111
(00010 \(00011 \) (00100 \(00101 \)	(00110)(00111)(01000)(01001)	(01010 \(01011 \(\) (01100 \(\) (01101 \(\)	(01110 \(01111 \) (10000 \(10001 \)

To make a 4-bit adder/subtracter, we need extra input, namely add/sub as given in block diagram above. In block diagram, there are two component, XOR gate and 1-bit full adder. So, while implementing using structural style, two components are first defined. 1-bit full adder is designed using AND, OR and XOR gate as per the logic diagram of full adder. These components are then used in structural description of 4-bit full adder. The test bench code that produces output for all possible cases is made to make sure that our design is complete and accurate. Waveforms depicting all possible input cases are included as output for this activity.



Output:

0 ns	200 ns	400 ns	600 ns
	00	ho.	
		po	
(0000 \ 0001 \ 0010 \ 0011	0100 (0101 (0110 (0111)	(1000) (1001) (1010) (1011)	(1100 (1101 (1110 (1111
(00000)(00001)(00010)(00011)	00100 (00101 (00110 (00111)	(01000)(01001)(01010)(01011)	(01100 \(\text{01101} \(\text{\text{01110}} \(\text{\text{01111}} \)



4,000 ns	4,200 ns	4,400 ns	4,600 ns
	01	01	
(0000 \ 0001 \ 0010 \ 0011	(0100 (0101 (0110 (0111)	1000 \(1001 \) (1010 \(1011 \)	(1100 (1101 (1110 (1111
(00101)(00110)(00111)(01000)	(01001)(01010)(01011)(01100)	(01101)(01110)(01111)(10000)	(10001)(10010)(10011)(10100)

7,200 ns	7,400 ns	7,600 ns	7,800 ns
	10	b1	
	10	-	
0000 0001 0010 0011	0100 (0101 (0110 (0111)	1000 \ 1001 \ 1010 \ 1011	1100 \ 1101 \ 1110 \ 1111
(01001)(01010)(01011)(01100)	(01101)(01110)(01111)(10000)	10001 \(10010 \) 10011 \(10100 \)	(10101)(10110)(10111)(11000)

4,800 ns	5,000 ns	5,200 ns	5,400 ns
	01	10	
(0000 × 0001 × 0010 × 0011)	(0100 \ 0101 \ 0110 \ 0111)	(1000 \(1001 \) (1010 \(1011 \)	(1100 X 1101 X 1110 X 1111
00110 00111 01000 01001	01010 \(01011 \) \(01100 \) \(01101)	01110 \(01111 \) 10000 \(\chi 10001 \)	(10010 × 10011 × 10100 × 10101

8,000 ns	8,200 ns	8,400 ns	8,600 ns
	10	10	
0000 0001 0010 0011	0100 (0101 (0110 (0111	1000 (1001 (1010 (1011	1100 (1101 (1110 (1111)
01010 (01011 (01100 (01101)	(01110 \(01111 \) (10000 \(10001 \)	10010 \(10011 \) 10100 \(10101 \)	(10110)(10111)(11000)(11001)

5,600 ns	5,800 ns	6,000 ns	6,200 ns
	01	11	
0000 0001 0010 0011	0100 \ 0101 \ 0110 \ 0111	1000 \ 1001 \ 1010 \ 1011	(1100 \(\) 1101 \(\) 1110 \(\) 1111
(00111 \(01000 \)\(01001 \(01010\)	(01011 X01100 X01101 X01110)	(01111)(10000)(10001)(10010)	(10011)(10100)(10101)(10110

8,800 ns	19,000 ns	9,200 ns	19,400 ns
	10	11	
0000 0001 0010 0011	0100 (0101 (0110 (0111	1000 (1001 (1010 (1011)	1100 (1101 (1110 (1111)
01011 \(01100 \(01101 \(01110 \)	01111 \(10000 \) (10001 \(10010 \)	(10011 (10100 (10101 (10110)	(10111 \(11000 \) (11001 \(\) (11010 \)

6,400 ns	6,600 ns	6,800 ns	7,000 ns
	10	DO DO	
0000 0001 0010 0011	0100 0101 0110 0111	1000 \ 1001 \ 1010 \ 1011	(1100 \(\) 1101 \(\) 1110 \(\) 1111
(01000 \(01001 \) (01010 \(\) (01011	(01100 X 01101 X 01110 X 01111	10000 \(10001 \) 10010 \(10011 \)	(10100 \(10101 \) (10110 \(10111 \)

9,600 ns	9,800 ns	10,000 ns	10,200 ns
	11	Þ0	
0000 0001 0010 0011	0100 (0101 (0110 (0111)	1000 \(1001 \) 1010 \(1011 \)	1100 \(1101 \) 1110 \(1111
(01100)(01101)(01110)(01111)	10000 \(10001 \) 10010 \(10011 \)	10100 \(10101 \) 10110 \(10111 \)	11000 \(11001 \) \(11010 \) \(11011

10	,400 ns	10,600 ns	10,800 ns	11,000 ns		800 ns	1,000 ns	1,200 ns	1,400 ns
-					ł				
<u>_</u>		1	101		1	<u> </u>	0	001	
					1				
					1				
					1				
(0	0000 \ 0001 \ 0010 \ 0011	X 0100 X 0101 X 0110 X 0111	X 1000 X 1001 X 1010 X 1011	1100 × 1101 × 1110 × 1111	1	0000 0001 0010 0011	0100 X 0101 X 0110 X 0111	1000 \ 1001 \ 1010 \ 1011	1100 / 1101 / 1110 /
					1				
					ı				
					ł				
					ł				
(0	1101 X 01110 X 01111 X 10000	10001 \(10010 \) 10011 \(10100 \)	X 10101 X 10110 X 10111 X 11000	X 11001 X 11010 X 11011 X 11100	1	(10001 X 10000 X 01111 X 01110)	X 01101 X 01100 X 01011 X 01010	01001 X 01000 X 00111 X 00110	X 00101 X 00100 X 00011 X
					1				
					ł				
					ł				
					1				
					1				
					1				
		1			,				

11,200 ns	11,400 ns	11,600 ns	11,800 ns
	11	10	
(2000) (2004) (2040) (2044)	(2122)(2121)(2112)(2111)	(1000)(1001)(1010)(1011)	(1100)(1100)(1110)
0000 0001 0010 0011	(0100 X 0101 X 0110 X 0111)	(1000 × 1001 × 1010 × 1011	(1100 X 1101 X 1110 X 1111
01110 \(01111 \) \(10000 \) \(10001 \)	(10010)(10011)(10100)(10101)	(10110 \(10111 \) (11000 \((11001 \)	(11010)(11011)(11100)(11101

1,600 ns	1,800 ns	2,000 ns	2,200 ns
	00	10	
0000 0001 0010 0011	0100 \ 0101 \ 0110 \ 0111	(1000 \(1001 \) (1010 \(1011 \)	(1100 \ 1101 \ 1110 \ 1111
10010 (10001)(10000)(01111)	(01110 (01101 (01100 (01011)	01010 (01001 (01000 (00111)	(00110 \(00101 \) (00100 \(00011 \)

12,000 ns	12,200 ns	12,400 ns	12,600 ns
	11	11	
0000 \ 0001 \ 0010 \ 0011	0100 0101 0110 0111	(1000 \(\) 1001 \(\) 1010 \(\) 1011	(1100 \(\) 1101 \(\) 1110 \(\) 1111
(01111)(10000)(10001)(10010)	(10011)(10100)(10101)(10110)	(10111 \(\) 11000 \(\) 11001 \(\) 11010	(11011)(11100)(11101)(11110

2,400 ns	2,600 ns	2,800 ns	3,000 ns
	00	11	
0000 0001 0010 0011	0100 0101 0110 0111	1000 \(1001 \) 1010 \(1011 \)	1100 \(1101 \) 1110 \(1111 \)
(10011 \(10010 \) (10001 \(10000 \)	(01111 \(01110 \(\) (01101 \(\) (01100 \(\)	(01011 \(\sigma 1010 \sigma 01001 \(\sigma 1000 \sigma 10001 \)	(00111 \(00110 \(\) (00101 \(\) (00100 \(\)
_			

For subtraction:

0 ns	200 ns	400 ns	600 ns
	00	po	
0000 ¥ 0001 ¥ 0010 ¥ 0011	(0100 X 0101 X 0110 X 0111)	1000 ¥ 1001 ¥ 1010 ¥ 1011	(1100 X 1101 X 1110 X 1111
(0000 X 0001 X 0010 X 0011)	1 0100 X 0101 X 0110 X 0111 X	1000 X 1001 X 1010 X 1011 X	1100 X 1101 X 1110 X 1111
(10000 \(01111 \) (01110 \((01101 \)	(01100 \(01011 \(01010 \(01001 \)	(01000)(00111)(00110)(00101)	(00100 \(00011 \(00010 \(00001 \)

3,200 ns	13,400 ns	13,600 ns	13,800 ns
	01	00	
0000 0001 0010 0011	0100 (0101 (0110 (0111	1000 \(1001 \) \(1010 \) \(1011 \)	1100 (1101) 1110 (1111
(10100 \(10011 \) (10010 \(10001 \)	(10000 \(01111 \(01110 \(01101 \)	(01100 \(01011 \(\) (01010 \(\) (01001 \(\)	(01000 \(00111 \(00110 \(00101 \)
10100 / 10011 / 10010 / 10001	, 10000 (01111 (01110 (01101)	VO1000 VO1011 VO1010 VO1001	V 01000 V 00111 V 00110 V 00101

4,000 ns	4,200 ns	14,400 ns	14,600 ns
	01	D1	
0000 0001 0010 0011	0100 0101 0110 0111	1000 \ 1001 \ 1010 \ 1011	1100 \(1101 \) 1110 \(1111 \)
(10101)(10100)(10011)(10010	X 10001 X 10000 X 01111 X 01110 X	X01101 X01100 X01011 X01010	(01001)(01000)(00111)(00110)

7,200 ns	7,400 ns	7,600 ns	7,800 ns
	10	D1	
(0000 \ 0001 \ 0010 \ 0011	0100 \ 0101 \ 0110 \ 0111	1000 \(1001 \) 1010 \(1011 \)	(1100 \(1101 \) (1110 \(1111 \)
(11001)(11000)(10111)(10110)	10101 (10100 (10011 (10010	X 10001 X 10000 X 01111 X 01110	(01101)(01100)(01011)(01010)

4,800 ns	5,000 ns	5,200 ns	5,400 ns
	01	10	
	01	10	
0000 0001 0010 0011	0100 (0101 (0110 (0111	1000 (1001) 1010 (1011	1100 (1101) (1110) (1111
(10110 × 10101 × 10100 × 10011	10010 × 10001 × 10000 × 01111	(01110 (01101 (01100 (01011)	(01010 \(01001 \(\) (01000 \(\) (00111
(10110)(10101)(10111)(10111)	10010 / 10001 / 11111	VO1110 VO1101 VO1111 VO1111 V	(01010 (01001)(01111)

8,000 ns	8,200 ns	8,400 ns	8,600 ns
	10	10	
(0000 \ 0001 \ 0010 \ 0011	0100 (0101 (0110 (0111)	1000 (1001) 1010 (1011)	1100 (1101) 1110 (1111
(11010 X 11001 X 11000 X 10111)	10110 (10101 (10100 (10011)	10010 (10001 (10000 (01111)	(01110)(01101)(01100)(01011

5,600 ns	5,800 ns	6,000 ns	6,200 ns
	01	11	
0000 0001 0010 0011	0100 \ 0101 \ 0110 \ 0111	1000 \ 1001 \ 1010 \ 1011	(1100 \ 1101 \ 1110 \ 1111
(10111) (10110) (10101) (10100)	(10011)(10010)(10001)(10000)	X01111 X01110 X01101 X01100	(01011 \(01010 \(\) (01001 \(\) (01000

8,800 ns	9,000 ns	9,200 ns	9,400 ns
	10	11	
0000 0001 0010 0011	0100 0101 0110 0111	1000 \ 1001 \ 1010 \ 1011	(1100 \(\) 1101 \(\) 1110 \(\) 1111
11011 (11010 (11001 (11000)	(10111)(10110)(10101)(10100)	10011 \(10010 \) 10001 \(10000 \)	(01111)(01110)(01101)(01100)

6,400 ns	6,600 ns	6,800 ns	7,000 ns
	10	DDO .	
(0000 \ 0001 \ 0010 \ 0011	0100 0101 0110 0111	1000 (1001) 1010 (1011	1100 (1101) (1110) (1111
(11000 X 10111 X 10110 X 10101	10100 × 10011 × 10010 × 10001	X 10000 X 01111 X 01110 X 01101	(01100 \(01011 \(\) (01010 \(\) (01001 \(\)

9,600 ns		10,000 ns	10,200 ns
0000 0001 0010 0011	0100 (0101 (0110 (0111	1000 (1001 (1010 (1011	1100 (1101 (1110 (1111)
(11100 \(\) 11011 \(\) 11010 \(\) 11001 \(\)	(11000 (10111 (10110 (10101)	(10100 \(10011 \) (10010 \(10001 \)	(10000 (01111 (01110 (01101)
(11100 \ 11011 \ 11010 \ 11001	11000 \ 10111 \ 10110 \ 10101	10100 \ 10011 \ 10010 \ 10001	10000 \ 01111 \ 01110 \ 01101 \


10,400 ns	10,600 ns	10,800 ns	11,000 ns
	11	D1	
0000 0001 0010 0011	0100 0101 0110 0111	1000 (1001 (1010 (1011)	(1100 \ 1101 \ 1110 \ 1111
(11101 \(11100 \) (11011 \(11010 \)	(11001 \(\) 11000 \(\) 10111 \(\) 10110 \(\)	(10101 \(10100 \) (10011 \(10010 \)	(10001 \(\) 10000 \(\) 01111 \(\) 01110 \(\)

11,200 ns	11,400 ns	11,600 ns	11,800 ns
	11	10	
0000 \ 0001 \ 0010 \ 0011	(0100 \ 0101 \ 0110 \ 0111	1000 1001 1010 1011	(1100 \ 1101 \ 1110 \ 1111
(11110 V 11101 V 11100 V 11011)	(11010 \(11001 \) (11000 \(10111 \)	(10110)(10101)(10100)(10011)	(10010) (10001) (10000) (01111)
()()()	(===)(===)(===)	(===)(===)(===)	

12,000 ns	12,200 ns	12,400 ns	12,600 ns
	11	11	
0000 0001 0010 0011	0100 (0101 (0110 (0111	1000 (1001 (1010 (1011)	1100 (1101 (1110 (1111
(11111 \(\) 11110 \(\) 11101 \(\) 11100 \(\)	(11011 X 11010 X 11001 X 11000)	(10111 \(10110 \) (10101 \(10100 \)	(10011 X 10010 X 10001 X 10000

VIII. ACTIVITY VII

Write VHDL code to implement a 4:1 MUX having inputs (x1, x2, x3, and x4), select lines (s1, s0) and output (y) using three 2:1 multiplexers as the basic building blocks.



Use a hierarchical design approach. Create component definitions in separate (.vhd) files. Use either Dataflow or Behavioral or Structural design styles. Use structural design style for the 4:1 MUX architecture. Make use of 2:1 MUX component declaration. Make use of 2:1 MUX component instantiation. Write a VHDL test bench to verify the operation of the 4:1 MUX. Provide a simulation waveform depicting all possible input cases.

VHDL Code:

```
[mux2to1_dataflow.vhd]
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY mux2to1 IS PORT (
    SEL, I1, I2: IN STD LOGIC;
O: OUT STD_LOGIC
);
END mux2to1;
ARCHITECTURE dataflow OF mux2to1 IS
BEGIN
    WITH (NOT SEL AND I1) OR (SEL AND I2)
SELECT
          0 <=
                 '1' WHEN '1',
                 '0' WHEN '0',
                 '0' WHEN OTHERS;
END dataflow;
```

[mux4to1 structural.vhd]

USE IEEE.STD_LOGIC_1164.ALL;

LIBRARY IEEE;

```
ENTITY mux4to1 IS PORT (
    X1, X2, X3, X4, S0, S1: IN STD_LOGIC;
    Y: OUT STD LOGIC
);
END mux4to1;
ARCHITECTURE structural OF mux4to1 IS
    SIGNAL F1, F2: STD LOGIC;
COMPONENT mux2to1 IS PORT (
    11, 12, SEL: IN STD LOGIC;
    O: OUT STD LOGIC
);
END COMPONENT;
BEGIN
    M0: mux2to1 PORT MAP (I1 => X1, I2 =>
        X2, SEL => S0, O => F1);
    M1: mux2to1 PORT MAP (I1 => X3, I2 =>
        X4, SEL => S0, O => F2);
    M2: mux2to1 PORT MAP (I1 => F1, I2 =>
        F2, SEL => S1, O => Y);
END structural;
```

Test bench

LIBRARY IEEE;


```
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY mux4to1 tb IS
END mux4to1 tb;
ARCHITECTURE behavioral OF mux4to1 tb IS
    COMPONENT mux4to1
    PORT (
          X1, X2, X3, X4: IN STD LOGIC;
          SO, S1: IN STD LOGIC;
          Y: OUT STD LOGIC
    );
    END COMPONENT;
    SIGNAL
                               select vec:
STD LOGIC VECTOR( 1 DOWNTO 0) := "00";
    SIGNAL
                                input vec:
STD_LOGIC_VECTOR( 3 DOWNTO 0) := "0000";
    SIGNAL output: STD LOGIC := '0';
BEGIN
    uut: mux4to1 PORT MAP(
          S0 => select_vec(0),
          S1 => select_vec(1),
          X1 => input_vec(3),
          X2 \Rightarrow input_vec(2),
          X3 => input_vec(1),
          X4 \Rightarrow input_vec(0),
          Y => output
    );
    stim proc: PROCESS
BEGIN
    FOR selector IN 0 TO 3 LOOP
           select vec <= std logic vector
(to unsigned(selector,2));
          FOR index IN 0 TO 15 LOOP
                 input vec
                                         <=
std logic vector(to unsigned(index,4));
                 WAIT FOR 50 ns;
          END LOOP;
    END LOOP;
END PROCESS;
END behavioral;
```


In this activity, we need to make 4:1 multiplexer using three 2:1 multiplexers as shown in the logic diagram. So, for the component declaration, simple dataflow style is used and for 4:1 multiplexer description, hierarchical structural design style is used as instructed. In 4:1 multiplexer, there are six inputs, four input lines and two select lines required to choose one of four input lines. Single output of 4:1 multiplexer is used to provide any one of four input specified by bit pattern of select lines. A VHDL test bench is made to simulate the operation of 4:1 multiplexers for all possible input cases. Waveform for all possible case is given below as output.

Output:

Name	0 ns	100 ns	200 ns	300 ns
▼ 🦷 select				0
V₀ so				
V₀ S1				
▼ 📆 input	0000 0001	0010 0011	0100 0101	0110 (0111
√ x1				
₩ X2				
1 € хз				
₩ X4				
le output				

Name	400 ns	500 ns	600 ns	700 ns
▼ 🥷 select		00		
V₀ so				
V₀ S1				
▼ 🌃 input	1000 \ 1001	1010 (1011	1100 (1101	1110 (1111)
ી₀ x1				
16 x2				
Т₀ хз				
1 € X4				
🌡 output				





Name	1,600 ns	1,700 ns	1,800 ns	1,900 ns
▼ 🌃 select				1
∏ _o so				
V₀ S1				
▼ 唬 input	0000 0001	0010 0011	0100 (0101	0110 (0111
√0 X1				
₩ X2				
Т₀ хз				
₩ X4				
le output				
	I	I	I	1 1

Name	2,000 ns	2,100 ns	2,200 ns	2,300 ns
▼ 🦷 select		10		
V₀ so				
V₀ S1				
▼ 📆 input	1000 (1001	1010 (1011	1100 (1101	1110 (1111)
₹ x1				
₩ x2				
₩ xз				
₩ X4				
U output				
	I	I	I	1 1

Name	2,400 ns	2,500 ns	2,600 ns	2,700 ns
▼ 🦷 select				1
V₀ so [
V₀ S1 .				
🔻 📆 input	0000 (0001	0010 (0011	0100 (0101	0110 (0111
V₀ x1 [
₩ X2				
V₀ хз				
₩ X4				
🌡 output				

Name	2,800 ns	2,900 ns	3,000 ns	3,100 ns
▼ 🥞 select		11		
1 € so				
l₀ S1				
▼ 📆 input	1000 \ 1001	1010 (1011	1100 \ 1101	1110 (1111)
1€ x1				
1€ X2				
№ хз	1			
₹ X4				
le output				

CONCLUSION

Various activities concerned VHDL programming were done in this lab. Different logic circuits were designed in different styles as instructed using Xilinx ISE Design Suite. Required truth table along with Karnaugh map simplification is shown in this report. VHDL codes to all activities are included in this report. Waveform depicting all cases for all activities are included as output.

ACKNOWLEDGMENT

This lab report is prepared as a document for activities done in lab concerned with combinational logic design using VHDL programming. This report is made accurate and professional as far as possible. I would like to express our deepest gratitude to our teacher, Mr. Dinesh Baniya Kshatri, for guiding us in the practical. I am very grateful to the Department of Electronics and Computer Engineering (DoECE) of IOE Central Campus, Pulchowk for arranging such a schedule on our academic side.

REFERENCES

- [1] (2016) The Wikipedia website. [Online]. Available: https://en.m.wikipedia.org/wiki/VHDL/
- [2] P. J. Ashenden, The VHDL Cookbook [portable document]. Available: http://www.cs.adelaide.edu.au/
- [3] D. Kshatri, Combinational Logic Design using VHDL [scanned document]. Available: Offline.
- [4] S. Shrestha, VHDL [presentation]. Available: Offline