SIMD Seminar

Yang Supei, Yang Jiekun

CUHK(SZ) Supercomputing Group

October 11, 2020


Overview

Introduction to SIMD instructions

Test Programs

Introduction to SIMD

Machine Cycle



Instruction Set





Figure 2. Stages of the Alpha 21264 instruction pipeline

Introduction to SIMD

SIMD(Single Instruction Multiple Data)



Scalar Mode



Instruction Set

- MMX(Matrix Math eXtensions): MM0-MM7, 64-bit reg, integer only
- ► SSE(Streaming SIMD Extensions): XMM0-XMM7(support x86-64 by adding XMM8-XMM15) 128-bit reg, floating-point support

Instruction Set (cont.)

- ► AVX(Advanced Vector Extensions) YMM0-YMM15, 256-bit reg
- ► AVX2, add FMA operation
- ► AVX-512, 512-bit extensions to AVX2




Figure 1: Datatype

Intel Intrinsics

- ► AVX header: <immintrin.h>
- ▶ function definition
 _mm<bit_width>_<name>_<data_type>
 __m256 _mm256_set1_ps (float a),
 Broadcast a single-precision (32-bit) floating-point value a to
 8-element vector
 __m256 _mm256_add_ps (__m256 a, __m256 b)
 Add 8 single-precision (32-bit) floating-point elements in a and b.

Intel Intrinsics (cont.)

- ► (load/store/set)
- ► Arithmetic
- Comparison
- ► Logical Operation

```
https://software.intel.com/sites/landingpage/
IntrinsicsGuide/
```

Vector-Scalar Multiplication

```
m256 scalar = mm256 set1 ps(c);
for (int i = 0; i < size; i += 8) {
    vec = mm256 loadu ps(a + i);
    vec = mm256 mul ps(vec, scalar);
    _mm256_storeu_ps(a + i, vec);
          Figure 2: AVX version
for (int i = 0; i < size; i++) {
   a[i] = a[i] * c;
```

Figure 3: Non-AVX version

Performance




Figure 4: AVX Performance

Further Optimization

```
%vmm0, (,%rax,4)
                                            vmovups
                                            vmovups
                                                       %ymm0, 32(,%rax,4)
            %ymm0, (,%rax,4)
vmovups
                                                       %ymm0, 64(,%rax,4)
                                            vmovups
                                                       %ymm0, 96(,%rax,4)
adda
            $8, %rax
                                            vmovups
                                            addq
                                                       $32, %rax
            $1000, %rax
cmpq
                                                       $992, %rax
                                            cmpq
jl
             ..B1.2
                              # Pr
                                            jb
                                                       ..B1.2
                                                                       # Prob 82%
                                                     Compiler optimized assembly
       Original assembly
                                            movsla
                                                      %eax, %rax
                                                      %d1
                                            inch
                                                      %ymm0, (,%rax,4)
                                             vmovups
#pragma unroll(4)
                                                      %vmm0, 32(,%rax,4)
                                             vmovups
for (int i = 0; i < size; i += 8) {
                                                      %ymm0, 64(,%rax,4)
                                            vmovups
   vec = mm256 loadu ps(a + i);
                                                      %ymm0, 96(,%rax,4)
   vec = mm256 mul ps(vec, scalar);
                                            vmovups
                                            addl
                                                      $32, %eax
   mm256 storeu ps(a + i, vec);
                                            cmpb
                                                      $31, %dl
```


jb

New version assembly

..B1.5

Prob 27%

Further Optimization



Vector-Vector Multiplication

```
for(int i=0;i<size;i+=8){
    vec1 = _mm256_loadu_ps(a+i);
    vec2 = _mm256_loadu_ps(b+i);
    sum = _mm256_fmadd_ps(vec1,vec2,sum);

    Figure 5: AVX version

double dot(const float* a, const float* b, int size){
    double product = 0;
    for(int i=0;i<size;i++){
        product+=a[i]*b[i];
    }
    return product;</pre>
```

Figure 6: Non-AVX version

Add Reduce

Add all elements in "Sum" up

```
float fhsum( m256 x){
   // hiQuad = (x7, x6, x5, x4)
   const    m128 hiQuad = mm256 extractf128 ps(x, 1);
   // loQuad = ( x3, x2, x1, x0 )
   // sumQuad = ( x3 + x7, x2 + x6, x1 + x5, x0 + x4 )
   const m128 sumQuad = mm add ps(loQuad, hiQuad);
   // loDual = ( -, -, x1 + x5, x0 + x4 )
   const   m128 loDual = sumQuad;
   // hiDual = ( -, -, x3 + x7, x2 + x6 )
   const  m128 hiDual = mm movehl ps(sumQuad, sumQuad);
   // sumDual = (-, -, x1 + x3 + x5 + x7, x0 + x2 + x4 + x6)
   const m128 sumDual = mm add ps(loDual, hiDual);
   // lo = ( -, -, -, x0 + x2 + x4 + x6 )
   const  m128 lo = sumDual;
   // hi = (-, -, -, x1 + x3 + x5 + x7)
   const m128 hi = mm shuffle ps(sumDual, sumDual, 0x1);
   // sum = ( -, -, -, x0 + x1 + x2 + x3 + x4 + x5 + x6 + x7 )
   const m128 sum = mm add ss(lo, hi);
   return mm cvtss f32(sum);
```

Figure 7: Add Reduce

Performance




Figure 8: AVX Performance

Vector-Matrix Multiplication

Figure 9: AVX version

Figure 10: Non-AVX version

Performance




Figure 11: AVX Performance

Multi-Core Processing using MPI

```
MPI_Init(&argc,&argv);
int my_rank,p_num;
MPI_Comm_rank(MPI_COMM_WORLD,&my_rank);
MPI_Comm_size(MPI_COMM_WORLD,&p_num);

a = (float*) malloc(MAX_N*sizeof(float));
init_vec(a,MAX_N);
start = MPI_Wtime();
for(int i = 0; i < ITER; i++ ) _avx_mul(a,1.1,MAX_N);

MPI_Barrier(MPI_COMM_WORLD);
if(my_rank == 0){
    time_cost = MPI_Wtime() - start;
    Gflops = MAX_N * ITER * p_num;
    printf("MPI_time cost:%.5lf Gflops:%.2lf \n",time_cost, Gflops / (1000000000*time_cost));
    free(a);</pre>
```