


Basic Electronic Circuits

(IEC-103)

Lecture-17


Transistor Biasing Circuits

Voltage Divider Bias



Voltage Divider Bias


Assume that $I_2 > 10I_B$.



Voltage Divider Bias

Assume that $I_2 > 10I_B$.

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$




Voltage Divider Bias

Assume that $I_2 > 10I_B$.

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

$$V_E = V_B - 0.7V$$




Voltage Divider Bias

Assume that $I_2 > 10I_B$.

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

$$V_E = V_B - 0.7V$$

$$I_E = \frac{V_E}{R_E}$$



Voltage Divider Bias


Assume that $I_2 > 10I_B$.

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

$$V_E = V_B - 0.7V$$

$$I_E = \frac{V_E}{R_E}$$

Assume that $I_{CQ} \cong I_E$ (or $h_{FE} \gg 1$). Then



Voltage Divider Bias

Assume that $I_2 > 10I_B$.


$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

$$V_E = V_B - 0.7V$$

$$I_E = \frac{V_E}{R_E}$$

Assume that $I_{CQ} \cong I_E$ (or $h_{FE} \gg 1$). Then

$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E)$$



Which value of h_{FE} to use?

Transistor specification sheet may list any combination of the following h_{FE} : max. h_{FE} , min. h_{FE} , or typ. h_{FE} . Use typical value if there is one. Otherwise, use

Which value of h_{FE} to use?

Transistor specification sheet may list any combination of the following h_{FE} : max. h_{FE} , min. h_{FE} , or typ. h_{FE} . Use typical value if there is one. Otherwise, use

$$h_{FE(\text{ave})} = \sqrt{h_{FE(\text{min})} \times h_{FE(\text{max})}}$$

Stability of Voltage Divider Bias Circuit

The **Q-point** of voltage divider bias circuit is less dependent on h_{FE} than that of the base bias (fixed bias).

Stability of Voltage Divider Bias Circuit

The **Q-point** of voltage divider bias circuit is less dependent on h_{FE} than that of the base bias (fixed bias).

For example, if I_E is exactly 10 mA, the range of h_{FE} is 100 to 300. Then

Stability of Voltage Divider Bias Circuit

The **Q-point** of voltage divider bias circuit is less dependent on h_{FE} than that of the base bias (fixed bias).

For example, if I_E is exactly 10 mA, the range of h_{FE} is 100 to 300. Then

$$\text{At } h_{FE} = 100, I_B = \frac{I_E}{h_{FE} + 1} = \frac{10\text{mA}}{101} \cong 100\mu\text{A} \text{ and } I_{CQ} = I_E - I_B \cong 9.90\text{mA}$$

Stability of Voltage Divider Bias Circuit

The **Q-point** of voltage divider bias circuit is less dependent on h_{FE} than that of the base bias (fixed bias).


For example, if I_E is exactly 10 mA, the range of h_{FE} is 100 to 300. Then

$$\text{At } h_{FE} = 100, I_B = \frac{I_E}{h_{FE} + 1} = \frac{10\text{mA}}{101} \cong 100\mu\text{A} \text{ and } I_{CQ} = I_E - I_B \cong 9.90\text{mA}$$

$$\text{At } h_{FE} = 300, I_B = \frac{I_E}{h_{FE} + 1} = \frac{10\text{mA}}{301} \cong 33\mu\text{A} \text{ and } I_{CQ} = I_E - I_B \cong 9.97\text{mA}$$


Load Line for Voltage Divider Bias

Circuit values are from previous example




Load Line for Voltage Divider Bias

Circuit values are from previous example




Load Line for Voltage Divider Bias


Circuit values are from previous example



Voltage Divider Bias Characteristics




Voltage Divider Bias Characteristics



Circuit recognition: The voltage divider in the base circuit.

Voltage Divider Bias Characteristics




Circuit recognition: The voltage divider in the base circuit.

Advantages: The circuit Q-point values are stable against changes in h_{FE} .


Disadvantages: Requires more components than most other biasing circuits.

Applications: Used primarily to bias linear amplifier.

Voltage Divider Bias Characteristics




Voltage Divider Bias Characteristics



**Load line
equations:**

Voltage Divider Bias Characteristics




Load line equations:

$$I_{C(\text{sat})} = \frac{V_{CC}}{R_C + R_E}$$

$$V_{CE(\text{off})} = V_{CC}$$

Voltage Divider Bias Characteristics




Load line equations:

$$I_{C(\text{sat})} = \frac{V_{CC}}{R_C + R_E}$$

$$V_{CE(\text{off})} = V_{CC}$$

Q-point equations (assume that $h_{FE}R_E > 10R_2$)

Voltage Divider Bias Characteristics



Load line equations:

$$I_{C(\text{sat})} = \frac{V_{CC}}{R_C + R_E}$$

$$V_{CE(\text{off})} = V_{CC}$$

Q-point equations (assume that $h_{FE}R_E > 10R_2$)

$$V_B = V_{CC} \frac{R_2}{R_1 + R_2}$$

$$V_E = V_B - 0.7V$$

$$I_{CQ} \cong I_E = \frac{V_E}{R_E}$$

$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E)$$


Other Transistor Biasing Circuits

□ Emitter Bias Circuits

□ Feedback Bias Circuits


- Collector Feedback Bias
- Emitter Feedback Bias

Emitter Bias



Emitter Bias


Assume that the transistor operation is in active region.



Emitter Bias

Assume that the transistor operation is in active region.

$$I_B = \frac{V_{EE} - 0.7V}{R_B + (h_{FE} + 1)R_E}$$




Emitter Bias

Assume that the transistor operation is in active region.


$$I_B = \frac{V_{EE} - 0.7V}{R_B + (h_{FE} + 1)R_E}$$

$$I_C = h_{FE} I_B$$



Emitter Bias

Assume that the transistor operation is in active region.




$$I_B = \frac{V_{EE} - 0.7V}{R_B + (h_{FE} + 1)R_E}$$

$$I_C = h_{FE} I_B$$

$$I_E = (h_{FE} + 1) I_B$$

Emitter Bias

Assume that the transistor operation is in active region.



$$I_B = \frac{V_{EE} - 0.7V}{R_B + (h_{FE} + 1)R_E}$$

$$I_C = h_{FE} I_B$$

$$I_E = (h_{FE} + 1) I_B$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E + V_{EE}$$

Emitter Bias

Assume that the transistor operation is in active region.


$$I_B = \frac{V_{EE} - 0.7V}{R_B + (h_{FE} + 1)R_E}$$

$$I_C = h_{FE} I_B$$

$$I_E = (h_{FE} + 1) I_B$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E + V_{EE}$$

Assume that $h_{FE} \gg 1$.



Emitter Bias

Assume that the transistor operation is in active region.

$$I_B = \frac{V_{EE} - 0.7V}{R_B + (h_{FE} + 1)R_E}$$


$$I_C = h_{FE} I_B$$

$$I_E = (h_{FE} + 1) I_B$$


$$V_{CE} = V_{CC} - I_C R_C - I_E R_E + V_{EE}$$

Assume that $h_{FE} \gg 1$.


$$V_{CE} \cong V_{CC} - I_C (R_C + R_E) + V_{EE}$$



Load Line for Emitter Bias Circuit




Load Line for Emitter Bias Circuit



$$I_{C(sat)} = \frac{V_{CC} - (-V_{EE})}{R_C + R_E} = \frac{V_{CC} + V_{EE}}{R_C + R_E}$$


Load Line for Emitter Bias Circuit




$$I_{C(sat)} = \frac{V_{CC} - (-V_{EE})}{R_C + R_E} = \frac{V_{CC} + V_{EE}}{R_C + R_E}$$

$$V_{CE(off)} = V_{CC} - (-V_{EE}) = V_{CC} + V_{EE}$$

Emitter Bias Characteristics




Emitter Bias Characteristics



Circuit recognition: A split (dual-polarity) power supply and the base resistor is connected to ground.

Emitter Bias Characteristics




Circuit recognition: A split (dual-polarity) power supply and the base resistor is connected to ground.

Advantage: The circuit Q-point values are stable against changes in h_{FE} .


Disadvantage: Requires the use of dual-polarity power supply.

Applications: Used primarily to bias linear amplifiers.

Emitter Bias Characteristics




Emitter Bias Characteristics



Load line equations:

Emitter Bias Characteristics




Load line equations:

$$I_{C(\text{sat})} = \frac{V_{CC} + V_{EE}}{R_C + R_E}$$

$$V_{CE(\text{off})} = V_{CC} + V_{EE}$$

Emitter Bias Characteristics




Load line equations:

$$I_{C(\text{sat})} = \frac{V_{CC} + V_{EE}}{R_C + R_E}$$

$$V_{CE(\text{off})} = V_{CC} + V_{EE}$$

Q-point equations:

Emitter Bias Characteristics



Load line equations:

$$I_{C(\text{sat})} = \frac{V_{CC} + V_{EE}}{R_C + R_E}$$


$$V_{CE(\text{off})} = V_{CC} + V_{EE}$$

Q-point equations:


$$I_{CQ} = (h_{FE}) \frac{-V_{BE} + V_{EE}}{R_B + (h_{FE} + 1)R_E}$$

$$V_{CEQ} \cong V_{CC} - I_{CQ}(R_C + R_E) + V_{EE}$$

Collector Feedback Bias




Collector Feedback Bias



$$V_{CC} = (I_C + I_B)R_C + I_BR_B + V_{BE}$$


Collector Feedback Bias



$$V_{CC} = (I_C + I_B)R_C + I_BR_B + V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{(h_{FE} + 1)R_C + R_B}$$

Collector Feedback Bias




$$V_{CC} = (I_C + I_B)R_C + I_BR_B + V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{(h_{FE} + 1)R_C + R_B}$$

$$I_{CQ} = h_{FE}I_B$$

Collector Feedback Bias




$$V_{CC} = (I_C + I_B)R_C + I_BR_B + V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{(h_{FE} + 1)R_C + R_B}$$


$$I_{CQ} = h_{FE}I_B$$

$$\begin{aligned} V_{CEQ} &= V_{CC} - (h_{FE} + 1)I_BR_C \\ &\cong V_{CC} - I_{CQ}R_C \end{aligned}$$

Circuit Stability



Circuit Stability



h_{FE} increases



I_C increases (if I_B is the same)



V_{CE} decreases




I_B decreases




I_C does not increase that much.

Good Stability. Less dependent on h_{FE} and temperature.

Collector Feedback Characteristics




Collector Feedback Characteristics



Circuit recognition: The base resistor is connected between the base and the collector terminals of the transistor.

Collector Feedback Characteristics




Circuit recognition: The base resistor is connected between the base and the collector terminals of the transistor.

Advantage: A simple circuit with relatively stable Q-point.


Disadvantage: Relatively poor ac characteristics.

Applications: Used primarily to bias linear amplifiers.

Collector Feedback Characteristics




Collector Feedback Characteristics



Q-point relationships:


Collector Feedback Characteristics



Q-point relationships:

$$I_B = \frac{V_{CC} - V_{BE}}{(h_{FE} + 1)R_C + R_B}$$

Collector Feedback Characteristics




Q-point relationships:

$$I_B = \frac{V_{CC} - V_{BE}}{(h_{FE} + 1)R_C + R_B}$$

$$I_{CQ} = h_{FE} I_B$$

Collector Feedback Characteristics




Q-point relationships:

$$I_B = \frac{V_{CC} - V_{BE}}{(h_{FE} + 1)R_C + R_B}$$


$$I_{CQ} = h_{FE} I_B$$

$$V_{CEQ} \cong V_{CC} - I_{CQ} R_C$$

Emitter Feedback Bias




Emitter Feedback Bias



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$


Emitter Feedback Bias



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$

$$I_{CQ} = h_{FE} I_B$$

Emitter Feedback Bias




$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$

$$I_{CQ} = h_{FE} I_B$$

$$I_E = (h_{FE} + 1) I_B$$

Emitter Feedback Bias




$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$

$$I_{CQ} = h_{FE} I_B$$


$$I_E = (h_{FE} + 1) I_B$$

$$V_{CEQ} = V_{CC} - I_C R_C - I_E R_E \\ \cong V_{CC} - I_{CQ} (R_C + R_E)$$

Circuit Stability



Circuit Stability



h_{FE} increases



I_C increases (if I_B is the same)



V_E increases




I_B decreases




I_C does not increase that much.

I_C is less dependent on h_{FE} and temperature.

Emitter Feedback Characteristics




Emitter Feedback Characteristics



Circuit recognition: Similar to voltage divider bias with R_2 missing (or base bias with R_E added).

Emitter Feedback Characteristics




Circuit recognition: Similar to voltage divider bias with R_2 missing (or base bias with R_E added).

Advantage: A simple circuit with relatively stable Q-point.

Disadvantage: Requires more components than collector-feedback bias.


Applications: Used primarily to bias linear amplifiers.

Emitter Feedback Characteristics




Emitter Feedback Characteristics

Q-point relationships:




Emitter Feedback Characteristics



Q-point relationships:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$

Emitter Feedback Characteristics




Q-point relationships:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$

$$I_{CQ} = h_{FE} I_B$$

Emitter Feedback Characteristics



Q-point relationships:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (h_{FE} + 1)R_E}$$

$$I_{CQ} = h_{FE} I_B$$

$$V_{CEQ} \cong V_{CC} - I_{CQ} (R_C + R_E)$$