
## Pipelining combinational circuits

Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology


#### Combinational IFFT

3 different datasets in the pipeline




- Folded or multi-cycle version can save area and reduce the combinational delay but throughput per clock cycle gets worse
- Pipelining: a method to increase the circuit throughput by evaluating multiple IFFTs

### Inelastic vs Elastic pipeline



Inelastic: all pipeline stages move synchronously




Elastic: A pipeline stage can process data if its input FIFO is not empty and output FIFO is not Full

Most complex processor pipelines are a combination of the two styles

#### Inelastic vs Elastic Pipelines

- Inelastic pipeline:
  - typically only one rule; the designer controls precisely which activities go on in parallel
  - downside: The rule can get complicated -easy to make mistakes; difficult to make changes
- Elastic pipeline:
  - several smaller rules, each easy to write, easier to make changes
  - downside: sometimes rules do not fire concurrently when they should

### Inelastic pipeline



Not quite correct!

```
rule sync-pipeline (True);
inQ.deq();
sReg1 <= f0(inQ.first());
sReg2 <= f1(sReg1);
outQ.enq(f2(sReg2));
endrule</pre>
```

This is real IFFT code; just replace f0, f1 and f2 with stage\_f code


This rule can fire only if

- inQ has an element
- outQ has space

Atomicity: Either *all* or *none* of the state elements inQ, outQ, sReg1 and sReg2 will be updated

#### Inelastic pipeline


Making implicit guard conditions explicit



```
rule sync-pipeline (!inQ.empty() && !outQ.full);
  inQ.deq();
  sReg1 <= f0(inQ.first());
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule</pre>
```

Suppose sReg1 and sReg2 have data, outQ is not full but inQ is empty. What behavior do you expect? Leave green and red data in the pipeline?

#### Pipeline bubbles



```
rule sync-pipeline (True);
  inQ.deq();
  sReg1 <= f0(inQ.first());
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule</pre>
```

Red and Green tokens must move even if there is nothing in inQ!

Also if there is no token in sReg2 then nothing should be enqueued in the outQ

Modify the rule to deal with these conditions

Valid bits or the Maybe type

#### Explicit encoding of Valid/ Invalid data

```
Valid/Invalid

inQ sReg1 sReg2 outQ

typedef union tagged {void Valid; void Invalid;}

Validbit deriving (Eq. Bits);
```

#### When is this rule enabled?

```
rule sync-pipeline (True);
if (inQ.notEmpty())
 begin sReg1 <= f0(inQ.first()); inQ.deq();</pre>
        sReq1f <= Valid end
                                                 inQ
                                                             sReg2 outO
                                                      sRea1
 else sReg1f <= Invalid;</pre>
  sReg2 <= f1(sReg1); sReg2f <= sReg1f;</pre>
 if (sReg2f == Valid) outQ.eng(f2(sReg2));
endrule
                                inO sRealf sRealf outO
     sRealf sRealf out0
inO
                                                             NF
                                                                 yes
                                                                 No
                                                             F
```

-112	91(99±±	0110921	OGCE		-112	0110911	0110921
NE	V	V	NF	yes	E	V	V
NE	V	V	F	No	E	V	V
NE	V	I	NF	Yes	E	V	I
NE	V	I	F	Yes	E	V	I
NE	I	V	NF	Yes	E	I	V
NE	I	V	F	No	E	I	V
NE	I	I	NF	Yes	E	I	I
NE	I	I	F	yes	E	I	I
1							

Yes1 = yes but no change Yes

Yes

Yes

No

Yes1

yes

NF

F

NF

F

NF

F

#### The Maybe type

A useful type to capture valid/invalid data

```
typedef union tagged {
  void Invalid;
  data_T Valid;
} Maybe#(type data_T);
```

valid/invalid
Registers contain Maybe type values

#### Some useful functions on Maybe type:

#### Using the Maybe type

```
typedef union tagged {
  void Invalid;
  data_T Valid;
} Maybe#(type data_T);
```

valid/invalid
Registers contain Maybe type values

data

### Pattern-matching: An alternative syntax to extract datastructure components

```
typedef union tagged {
  void Invalid;
  data_T Valid;
} Maybe#(type data_T);

case (m) matches
  tagged Invalid : return 0;
  tagged Valid .x : return x; part of m
endcase
```

```
if (m matches (Valid .x) &&& (x > 10))
```

The &&& is a conjunction, and allows pattern-variables to come into scope from left to right

## The Maybe type data in the pipeline

```
typedef union tagged {
  void Invalid;
  data_T Valid;
} Maybe#(type data_T);
```

data

valid/invalid
Registers contain Maybe type values

```
rule sync-pipeline if (True);
if (inQ.notEmpty())
begin sReg1 <= Valid (f0(inQ.first())); inQ.deq(); end
else sReg1 <= Invalid;
case (sReg1) matches
tagged Valid (.sx1: sReg2 <= Valid f1(sx1);
tagged Invalid: sReg2 <= Invalid; endcase
case (sReg2) matches
tagged Valid .sx2: outQ.enq(f2(sx2)); to the appropriate
endcase
endrule</pre>
```

# Generalization: *n*-stage pipeline

```
f(0) \longrightarrow f(1) \longrightarrow f(2) \longrightarrow f(n-1) \longrightarrow f(n-1)
```


```
rule sync-pipeline (True);
if (inQ.notEmpty())

begin sReg[0]<= Valid f(1,inQ.first());inQ.deq();end
else sReg[0]<= Invalid;
for(Integer i = 1; i < n-1; i=i+1) begin
    case (sReg[i-1]) matches
    tagged Valid .sx: sReg[i] <= Valid f(i-1,sx);
    tagged Invalid: sReg[i] <= Invalid; endcase end
    case (sReg[n-2]) matches

    tagged Valid .sx: outQ.enq(f(n-1,sx)); endcase
endrule</pre>
```

### Elastic pipeline


Use FIFOs instead of pipeline registers



- What is the firing condition for each rule?
- Can tokens be left inside the pipeline?


No need for Maybe types

#### Firing conditions for reach rule




- This is the first example we have seen where multiple rules may be ready to execute concurrently
- Can we execute multiple rules together?

### Informal analysis



FIFOs must permit concurrent enq and deq for all three rules to fire concurrently

### Concurrency when the FIFOs do not permit concurrent enq and deq



At best alternate stages in the pipeline will be able to fire concurrently


## Pipelined designs expressed using Multiple rules

- If rules for different pipeline stages never fire in the same cycle then the design can hardly be called a pipelined design
- If all the enabled rules fire in parallel every cycle then, in general, wrong results can be produced

We need a clean model for concurrent firing of rules

#### **BSV** Rule Execution

- A BSV program consists of state elements and rules, aka, Guarded Atomic Actions (GAA) that operate on the state elements
- Application of a rule modifies some state elements of the system in a deterministic manner



#### **BSV Execution Model**

#### Repeatedly:

- Select a rule to execute
- Compute the state updates
- Make the state updates

Highly nondeterministic

User annotations can help in rule selection

#### One-rule-at-time-semantics

The legal behavior of a BSV program can always be explained by observing the state updates obtained by applying only one rule at a time

Implementation concern: Schedule multiple rules concurrently without violating one-rule-at-a-time semantics

## Role of guards in rule scheduling

- For concurrent scheduling of rules, we need to consider only those rules which can be concurrently enabled, i.e., whose guards can be true simultaneously
- In order to understand when a rule can be enabled, we need to understand precisely how implicit guards are lifted to form the rule guard

==> Guard lifting procedure

#### Making guards explicit

```
rule foo if (True);
  if (p) fifo.enq(8);
  r <= 7;
endrule</pre>
```

```
rule foo if ((p && fifo.notFull) || !p);
  if (p) fifo.enq(8);
  r <= 7;
endrule</pre>
```

Effectively, all implicit conditions (guards) are lifted and conjoined to the rule guard

#### Implicit guards (conditions)

February 16, 2016

http://csg.csail.mit.edu/6.375

#### Guards vs If's

A guard on one action of a parallel group of actions affects every action within the group (a1 when p1); a2

==> (a1; a2) when p1

A condition of a Conditional action only affects the actions within the scope of the conditional action

```
(if (p1) a1); a2
p1 has no effect on a2 ...
```

Mixing ifs and whens (if (p) (a1 when q)); a2 ≡ ((if (p) a1); a2) when ((p && q) | !p) ≡ ((if (p) a1); a2) when (q | !p)

### Guard Lifting rules

- All the guards can be "lifted" to the top of a rule
  - (a1 when p); a2  $\Rightarrow$  (a1; a2) when p
  - a1; (a2 when p)  $\Rightarrow$  (a1; a2) when p
  - if (p when q) a  $\Rightarrow$  (if (p) a) when q
  - if (p) (a when q)  $\Rightarrow$  (if (p) a) when (q | !p)
  - (a when p1) when p2  $\Rightarrow$  a when (p1 & p2)
  - $x \le (e \text{ when } p)$   $\Rightarrow (x \le e) \text{ when } p$

#### similarly for expressions ...

■ Rule r (a when p)  $\Rightarrow$  Rule r (if (p) a)

Can you prove that using these rules all the guards will be lifted to the top of an action?

BSV provides a primitive (impCondOf) to make guards explicit and lift them to the top

From now on in concurrency discussions we will assume that all guards have been lifted to the top in every rule