generated from TinyTapeout/tt06-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
1 parent
04b4e31
commit 41f6c31
Showing
1 changed file
with
8 additions
and
35 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,41 +1,14 @@ | ||
![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) | ||
|
||
# Tiny Tapeout Verilog Project Template | ||
# Locking a design using Moosic and TinyTapeout | ||
|
||
- [Read the documentation for project](docs/info.md) | ||
![My Image](blog/locking.svg) | ||
|
||
## What is Tiny Tapeout? | ||
Logic locking is a way to secure silicon chips against supply chain attacks. | ||
We wrote a Yosys plugin, [Moosic](https://github.com/Coloquinte/moosic-yosys-plugin), to apply logic locking solutions easily using a fully open source toolchain. | ||
|
||
TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip. | ||
This is a showcase design to show how to apply logic locking on a simple example. | ||
It uses [TinyTapeout](https://tinytapeout.com/) to go all the way to a silicon chip! | ||
Have a look at the [blog post](blog/post.md) for more information. | ||
|
||
To learn more and get started, visit https://tinytapeout.com. | ||
|
||
## Verilog Projects | ||
|
||
1. Add your Verilog files to the `src` folder. | ||
2. Edit the [info.yaml](info.yaml) and update information about your project, paying special attention to the `source_files` and `top_module` properties. | ||
3. Edit [docs/info.md](docs/info.md) and add a description of your project. | ||
4. Optionally, add a testbench to the `test` folder. See [test/README.md](test/README.md) for more information. | ||
|
||
The GitHub action will automatically build the ASIC files using [OpenLane](https://www.zerotoasiccourse.com/terminology/openlane/). | ||
|
||
## Enable GitHub actions to build the results page | ||
|
||
- [Enabling GitHub Pages](https://tinytapeout.com/faq/#my-github-action-is-failing-on-the-pages-part) | ||
|
||
## Resources | ||
|
||
- [FAQ](https://tinytapeout.com/faq/) | ||
- [Digital design lessons](https://tinytapeout.com/digital_design/) | ||
- [Learn how semiconductors work](https://tinytapeout.com/siliwiz/) | ||
- [Join the community](https://tinytapeout.com/discord) | ||
- [Build your design locally](https://docs.google.com/document/d/1aUUZ1jthRpg4QURIIyzlOaPWlmQzr-jBn3wZipVUPt4) | ||
|
||
## What next? | ||
|
||
- [Submit your design to the next shuttle](https://app.tinytapeout.com/). | ||
- Edit [this README](README.md) and explain your design, how it works, and how to test it. | ||
- Share your project on your social network of choice: | ||
- LinkedIn [#tinytapeout](https://www.linkedin.com/search/results/content/?keywords=%23tinytapeout) [@TinyTapeout](https://www.linkedin.com/company/100708654/) | ||
- Mastodon [#tinytapeout](https://chaos.social/tags/tinytapeout) [@matthewvenn](https://chaos.social/@matthewvenn) | ||
- X (formerly Twitter) [#tinytapeout](https://twitter.com/hashtag/tinytapeout) [@matthewvenn](https://twitter.com/matthewvenn) | ||
- [Read the documentation](docs/info.md) |