



Operating Systems

Synchronization Tools-Part3

Seyyed Ahmad Javadi

sajavadi@aut.ac.ir

Fall 2021

Peterson's Solution

```
//P0
while (true) {
    flag[0] = true;
    turn = 1;
    while (flag[1] && turn == 1);
    /* critical section */
    flag[0] = false;
    /* remainder section */
}
```

```
//P1
while (true) {
    flag[1] = true;
    turn = 0;
    while (flag[0] && turn == 0);
    /* critical section */
    flag[1] = false;
    /* remainder section */
}
```




Peterson's Solution and Modern Architecture

- Although useful for demonstrating an algorithm, Peterson's solution **is not guaranteed to work on modern architectures.**
برای اینکه این روش ممکن باشد، نیاز است انتزاعی برعکس طی درسترات را کوچک کرده باشند. اگر آنرا با دسترسی به مقداری از متغیرها مواجه شوند، ممکن است این روش نمایم. این مسئله معمولاً به عنوان dependency set-turn معرفی می‌شود.
- To improve performance, processors and/or compilers may **reorder operations that have no dependencies.**
- Understanding why it **will not work** is useful for better understanding race conditions.

Peterson's Solution and Modern Architecture

- For single-threaded this is ok as the result will always be the same.
چرا؟ هر کسی بوداره در یک زمان در یک اطمانت!
- For multithreaded the reordering may produce inconsistent or unexpected results!



Modern Architecture Example

- Two threads share the data:

```
boolean flag = false;  
int x = 0;
```

- Thread 1 performs

```
while (!flag);  
print x; (while end)
```

- Thread 2 performs

```
x = 100;  
flag = true
```

- What is the expected output?

100



Modern Architecture Example (cont.)

- However, since the variables flag and x are **independent** of each other, the instructions:

```
flag = true;
```

```
x = 100;
```


for Thread 2 may be **reordered**

- If this occurs, the output may be 0!

لیکن با وجود این ترتیب، نتیجه خروجی تغییر کرد.

Peterson's Solution Revisited

- The effects of instruction reordering in Peterson's Solution




- This allows both processes to be in their critical section at the same time! \Rightarrow Mutual Exclusion!!!
نفس ملکی!
- To ensure that Peterson's solution will work correctly on modern computer architecture we must use **Memory Barrier**.

برای اطمینان از ملکیت



Memory Barrier



لینک پردازندها، لینک LLC را برای این کار می‌گیرند!
می‌دانند! (همی‌ست همانا (افق) صنعتی LLC هستند!!)

- **Memory model** are the memory guarantees a computer architecture makes to application programs.

- Memory models may be either:

یک تغییری در سخنوار ایجاد شده (مقداری تغییر را تغییر نماید) بالاترین سطح پردازندها قابل رویت نیست

- **Strongly ordered** – where a memory modification of one

processor is immediately visible to all other processors. بروز رساند

تغییر صاریح بجزء موقع مقداری از جمله مقداری استفاده کنند و می‌توانند! لیکن اینکه به میان آوردن گذشته خواهد بود مقدار خواهد بود از محفظه خجون!

- **Weakly ordered** – where a memory modification of one processor may not be immediately visible to all other processors.

باکی تأخیری صادر خواهد شد! →
منتهی مانند!

حالت حافظه

- A **memory barrier** is an instruction that forces any change in memory to be propagated (made visible) to all other processors.

لینک تغییر را در کامپیوتر می‌کنند تغییراتی که آورده اند تغییراتی که آورده اند! تغییراتی که آورده اند

تغییراتی که آورده اند store / load هایی که قبل از این دستور اوصن کامل می‌گردند و بعد از دستور memory barrier تغییراتی که آورده اند

تغییراتی که آورده اند store / load هایی که قبل از این دستور اوصن کامل می‌گردند و بعد از دستور memory barrier تغییراتی که آورده اند



Memory Barrier Instructions

- When a memory barrier instruction is performed, the system ensures that all loads and stores are completed before any subsequent load or store operations are performed.
- Therefore, even if instructions were reordered, the memory barrier ensures that the store operations are completed in memory and visible to other processors before future load or store operations are performed.



Memory Barrier Example

- Returning to the example of slides 5-6
- We could add a memory barrier (as follows) to ensure Thread 1 outputs 100.

- Thread 1 now performs

```
while (!flag);
```

```
memory_barrier(); → لیست آنچه باید آندرین نمایی خود را  
print x;           از حافظه کرده باشد! دستورات بدهی!  
                   (یک چنینی!)
```

- Thread 2 now performs

```
x = 100;
```

```
memory_barrier(); → اول ۱۰۰ را در مذکور نمایی خواهد  
flag = true;          از حافظه کرده باشد! دستورات بدهی!  
                     نویس! Store
```

نتیجه تغییرات سود که ضروبیت ۱۰۰ است!

- For Thread 1 → the value of flag is loaded before the value of x.
- For Thread 2 → the assignment to x occurs **before the assignment flag**.

Memory Barrier for Peterson's solution

Where should we add memory barrier?

//P₀

```
1. while (true) {  
2.     flag[0] = true;  
3.     turn = 1;  
4.     while (flag[1] && turn == 1);  
5.     /* critical section */  
6.     flag[0] = false;  
7.     /* remainder section */  
8. }
```

//P₁

```
1. while (true) {  
2.     flag[1] = true;  
3.     turn = 0;  
4.     while (flag[0] && turn == 0);  
5.     /* critical section */  
6.     flag[1] = false;  
7.     /* remainder section */  
8. }
```

Memory Barrier for Peterson's solution (Cont.)

We could place a memory barrier between the first two assignment statements in the entry section to avoid the reordering of operations shown in the previous slide.

Note that memory barriers are considered very low-level operations and are typically only used by kernel developers when writing specialized code that ensures mutual exclusion.



Synchronization Hardware

- Many systems provide hardware support for implementing the critical section code.
- Uniprocessors – could disable interrupts
 - Currently running code would execute **without preemption**
 - Generally, **too inefficient on multiprocessor systems**
 - ▶ Operating systems using this **not broadly scalable**.
- We will look at two forms of hardware support:
 1. **Hardware instructions**
 2. **Atomic variables**

کنترل کردن CPU را، قابل دسترسی نباشد \Rightarrow **no mutual exclusion!**

همه CPU هایی که در مونتاژ است



Hardware Instructions

- Special hardware instructions that allow us to either ***test-and-modify*** the content of a word, or two ***swap the contents of two words atomically*** (uninterruptedly.)
 - **Test-and-Set** instruction
 - **Compare-and-Swap** instruction




The test_and_set Instruction

■ Definition

```
boolean test_and_set (boolean *target)
{
    boolean rv = *target;
    *target = true; متوجه شدن متغیر target را به true
    return rv; نیز true را به lock می‌خواهیم نصیحت
}
```

■ Properties

- Executed atomically → 
- Returns the original value of passed parameter
- Set the new value of passed parameter to true

Solution Using test_and_set()

این تکنیک! نیازی ندارد و ممکن است این روش را پشتیبانی نمایند.

- Shared boolean variable **lock**, initialized to **false**

do {

```
    while (test_and_set(&lock)); /* do nothing */
        /* critical section */
        lock = false; end of critical section
        /* remainder section */
    } while (true);
```

- Does it solve the critical-section problem?

* آنچه که در اینجا بحث شده است
* بازگشتی را در **test_and_set** دارد.
* مزایایی هر دو اند.
* خطراتی نیست (دریافتی هم ندارد)
* مشکل مزایانی هر دوی هم دارد
* **lock** در **test_and_set** نیست !!!

Requirement	Yes/No	test_and_set
Mutual Exclusion	✓	lock = false → 1 call testandset → 2 <i>lock = true</i> → 3 return false → 4
Progress	✓	lock = true → 1 return true → 2 enters CS → 3
Bounded waiting	✗	lock = true → 1 return false → 2 enters CS → 3

اگر کسی می‌خواهد این روش را در مورد زیر در مقاله ابراهامی را دریابد!

The compare_and_swap Instruction

■ Definition

```
int compare_and_swap(int *value, int expected, int new_value)
{
    int temp = *value;
    if (*value == expected)
        *value = new_value;
    return temp;
}
```

■ Properties

- Executed **atomically**
- Returns the original value of passed parameter value
- Set the variable value the value of the passed parameter new_value but only if *value == expected is true.



Solution using compare_and_swap

- Shared integer **lock** initialized to 0;

```
while (true) {  
    while(compare_and_swap(&lock, 0, 1) != 0); /*do nothing*/  
    /* critical section */  
    lock = 0;  
    /* remainder section */  
}
```

8 p0 →
CompareAndSet → 1
temp = 0 → 2
lock = 1 → 3
return = 0 → 4
false < while b2 → 3
→ 2(p0 CS) → 4

- Does it solve the critical-section problem?

Requirement	Yes/No
Mutual Exclusion	✓
Progress	✓
Bounded waiting	✗

8 p1 →
CompareAndSet → 1
temp = 1 → 2
lock = 1 → 3
return = 1 → 4
, true < while b2 → 3
! into m2