Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 427 Bytes

README.md

File metadata and controls

5 lines (3 loc) · 427 Bytes

A collection of Chisel hardware generators for small but useful components for FPGA projects.

There is some documentation available on the (wiki), but is rather incomplete. The best source of information is taking a look at the source code (most components are pretty small) or sending me an (e-mail).

Contributors and pull requests are welcome!