We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Assembled DMR packet sequences are always mapping to timeslot 2, even when they occur on timeslot 1.
The text was updated successfully, but these errors were encountered:
#1104 Resolves issue where all assembled DMR packet sequences are occ…
821e67a
…urring only on timeslot 2
b8bbe92
…urring only on timeslot 2 (#1105) Co-authored-by: Dennis Sheirer <dsheirer@github.com>
DSheirer
Successfully merging a pull request may close this issue.
Assembled DMR packet sequences are always mapping to timeslot 2, even when they occur on timeslot 1.
The text was updated successfully, but these errors were encountered: