Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[RISCV] Error on Lichee PI 4a #200

Closed
bbonev opened this issue Oct 26, 2023 · 6 comments
Closed

[RISCV] Error on Lichee PI 4a #200

bbonev opened this issue Oct 26, 2023 · 6 comments
Labels
bug Something isn't working

Comments

@bbonev
Copy link

bbonev commented Oct 26, 2023

Screenshot from 2023-10-26 22-43-58

Dr-Noob added a commit that referenced this issue Oct 29, 2023
…and u are invalid but might appear (#200), so just skip them
@Dr-Noob
Copy link
Owner

Dr-Noob commented Oct 29, 2023

As always, thanks for your feedback.

RISC-V extensions are indeed a headache sometimes, but this is mainly because my implementation was not initially designed for managing cases like the u extension, which, apparently is an invalid extension but still it is shown in cpuinfo...

It should work after the latest patch. Can you provide also the output of cpufetch --verbose? I'd like to fix the Unknown fields.

@Dr-Noob Dr-Noob added the bug Something isn't working label Oct 29, 2023
@bbonev
Copy link
Author

bbonev commented Oct 29, 2023

bf89096

image

9a578d3

image

# cat /proc/cpuinfo 
processor	: 0
hart		: 0
isa		: rv64imafdcvsu
mmu		: sv39
cpu-freq	: 1.848Ghz
cpu-icache	: 64KB
cpu-dcache	: 64KB
cpu-l2cache	: 1MB
cpu-tlb		: 1024 4-ways
cpu-cacheline	: 64Bytes
cpu-vector	: 0.7.1

processor	: 1
hart		: 1
isa		: rv64imafdcvsu
mmu		: sv39
cpu-freq	: 1.848Ghz
cpu-icache	: 64KB
cpu-dcache	: 64KB
cpu-l2cache	: 1MB
cpu-tlb		: 1024 4-ways
cpu-cacheline	: 64Bytes
cpu-vector	: 0.7.1

processor	: 2
hart		: 2
isa		: rv64imafdcvsu
mmu		: sv39
cpu-freq	: 1.848Ghz
cpu-icache	: 64KB
cpu-dcache	: 64KB
cpu-l2cache	: 1MB
cpu-tlb		: 1024 4-ways
cpu-cacheline	: 64Bytes
cpu-vector	: 0.7.1

processor	: 3
hart		: 3
isa		: rv64imafdcvsu
mmu		: sv39
cpu-freq	: 1.848Ghz
cpu-icache	: 64KB
cpu-dcache	: 64KB
cpu-l2cache	: 1MB
cpu-tlb		: 1024 4-ways
cpu-cacheline	: 64Bytes
cpu-vector	: 0.7.1

@Dr-Noob
Copy link
Owner

Dr-Noob commented Oct 30, 2023

I'm afraid the microarchitecture cannot be detected because cpuinfo is missing the uarch field. Regarding the SoC, we might be slightly more lucky. Can you show the output of cat /proc/device-tree/compatible?

PS: Is this a VM?

@bbonev
Copy link
Author

bbonev commented Oct 31, 2023

cat /proc/device-tree/compatible
thead,light-valthead,light-lpi4athead,light

Note: there is no new line on the end.

No, it is not a VM, but still running the vendor modified Debian with kernel 5.10.113-lpi4a #2023.10.24.02.18+3e042d29a

@Dr-Noob
Copy link
Owner

Dr-Noob commented Nov 1, 2023

I've added some patches to give support for your board. Now it should work everything except for the microarchitecture.

PS: Let me know if you have additional suggestions for the RISC-V backend 👍

@bbonev
Copy link
Author

bbonev commented Nov 2, 2023

Thanks! Here are my RISC-V results so far:

Screenshot from 2023-11-02 20-49-41

Screenshot from 2023-11-02 20-50-27

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working
Projects
None yet
Development

No branches or pull requests

2 participants