

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: D-ITET PBL

Date: 3/4/2024 2:21:38 PM

Rev: DV 1.3 License: GNU GPL v3

Variant: [No Variations]



Project: VitalCore: Common

Drawn By: Philipp Schilk

Checked By: Federico Villani, Lukas Schulthess


File:

Sheet: /




A

USB Rev. Polarity & ESD protection.
Robust against VUSB/GND Inversion (VUSB → GND, GND → VUSB). The only thing that may cause problems is a negative voltage on D+/D- (i.e. VUSB->GND, GND->D+), which would cause a large current through the protection diodes.




D



Small SMD battery/charger pads on backside.




Vcore Regulator claims to be resilient to backfeeding VCORE, but still some care may have to be taken



A



B



C



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project: VitalCore: Common

Laboratory: D-ITET PBL

Date: 3/4/2024 2:21:38 PM

Rev: DV 1.3 License: GNU GPL v3

Variant: [No Variations]

Drawn By: Philipp Schilk


Checked By: Federico Villani, Lukas Schulthess

File:




Sheet: /

D

A



B



C

D



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: D-ITET PBL

Date: 3/4/2024 2:21:38 PM

Rev: DV 1.3 License: GNU GPL v3

Variant: [No Variations]

Project: VitalCore: Common


Drawn By: Philipp Schilk

Checked By: Federico Villani, Lukas Schulthess


File:

Sheet: /


A Realistic View




B View from Front side (Scale 3:1)



C Realistic View



D Realistic View



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_3D.PCDBdwf

Project: VitalCore: NRF5340
3D Render

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 1/1


A

B

C


D

DETAIL A (Scale 8:1)





J2, J3, J4: Mount resistor from central pad to left pad
J1: Mount resistor from central pad to upper pad.

DETAIL B (Scale 8:1)




J5: mount resistor from central pad to left pad

DETAIL C (Scale 8:1)



Common Anode
Mark

View from Top side (Scale 6:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3


Variant: Complete

File: DOC_ASSEMBLY.PCBdwf

Project: VitalCore: NRF5340
Assembly

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 1/2



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM


Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_ASSEMBLY.PCBdwf

Project: VitalCore: NRF5340
Assembly

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess




A

B


C

D

DETAIL A (Scale 8:1)



View from Top side (Scale 3:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_CONN.PCDBCdf

Project: VitalCore: NRF5340

Connectors

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 2/2


A

B

C

D

A B C D



Drill Table

Symbol	Count	Hole Size	Plated	Drill Layer Pair
○	160	0.15mm	Plated	Top Layer - Bottom Layer
◇	88	0.15mm	Plated	[UVIA] Top Layer - Int1 (Sign)
+	37	0.15mm	Plated	[UVIA] Int4 (Sign) - Bottom Layer
▽	16	0.40mm	Plated	Top Layer - Bottom Layer
□	10	0.65mm	Plated	Top Layer - Bottom Layer
☆	4	0.70mm	Plated	Top Layer - Bottom Layer
×	6	1.00mm	Plated	Top Layer - Bottom Layer
321 Total				



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_MANUFACTURE.PCDBdwf

Project: VitalCore: NRF5340

Manufacturing

Drawn By: Philipp Schilk, Alfonso Blanco Fontao

Checked By: Federico Villani, Lukas Schulthess

Sheet: 1/2

A

B

C

D

Layer Stack Legend

	Layer	Type	Gerber
1	Top Overlay	Legend	GTO
	Top Solder	Solder Mask	GTS
	Top Surface Finish	Surface Finish	
	Top Layer	Signal	GTL
	Int1 (Sign)	<i>Dielectric</i>	
	Int2 (GND)	Signal	G2
		<i>Dielectric</i>	
	Int3 (PWR)	<i>Dielectric</i>	
	Int4 (Sign)	Signal	G3
		<i>Dielectric</i>	
2	Bottom Layer	Signal	G4
		<i>Dielectric</i>	
	Bottom Surface Finish	Surface Finish	
	Board Layer Stack Bottom Solder	Solder Mask	GBS
	Board Layer Stack Bottom Overlay	Legend	GBO

NOTES:

- HDI/Buried Via.
- Via in pad.
- 0.8mm Board: Use PCBWAY standard stackup (see left).
- ENIG finish.
- Red solder mask.

Use standard PCBWAY 6layer/0.8mm stackup:

Thickness	Copper thick (outer/inner)	Layer No.	StackUp	Laminated chart Thickness
0.8mm±0.1mm	1/1oz	L1		Copper 18 um—plating to 35um
		L2		PP 0.11 mm(2116) dielectric constant 4.29 ± (The DK value is not absolute and will vary depending on the base material's models and thickness.)
		L3		Core 0.2mm with 1/1 oz Cu
		L4		PP 0.11 mm(2116) dielectric constant 4.29 ± (The DK value is not absolute and will vary depending on the base material's models and thickness.)
		L5		Core 0.2mm with 1/1 oz Cu
		L6		PP 0.11 mm(2116) dielectric constant 4.29 ± (The DK value is not absolute and will vary depending on the base material's models and thickness.)
				Copper 18 um—plating to 35um



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project: VitalCore: NRF5340
Manufacturing

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess
File: DOC_MANUFACTURE.PCDBdwf

Sheet: 2/2


A

B

C

D

Top Layer (Scale 6:1)



ETH
Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL
Date: 3/4/2024 2:21 PM
Revision: 1.3 License: GNU GPL v3
Variant: Complete

File: DOC_ART.PCBDwf

Project: VitalCore: NRF5340

Art

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 1/6


A

B

C

D

Int1 (Sign) (Scale 6:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_ART.PCBDwf

Project: VitalCore: NRF5340

Art

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 2/6


A

B

C

D

Int2 (GND) (Scale 6:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_ART.PCBDwf

Project: VitalCore: NRF5340

Art

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 3/6

A

B

C

D


A

B

C

D

Int3 (PWR) (Scale 6:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_ART.PCBDwf

Project: VitalCore: NRF5340

Art

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 4/6

A

B

C

D


A

B

C

D

Int4 (Sign) (Scale 6:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_ART.PCBDwf

Project: VitalCore: NRF5340

Art

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 5/6

A

B

C

D


A

B

C

D

Bottom Layer (Scale 6:1)



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_ART.PCBDwf

Project: VitalCore: NRF5340

Art

Drawn By: Philipp Schilk, Alfonso Blanco Fontao
Checked By: Federico Villani, Lukas Schulthess

Sheet: 6/6

A

B

C

D

Bill Of Materials

Line #	Designator	Comment	Quantity	Design Item Id	Manufacturer	Manufacturer Part Number
1	C1, C2, C2D, C3, C4, C5, C6, C14, C14D, C15D, C16D	100 nF	11	CAP_0201_100n_10V	Murata	GRM033Z71A104KE14D
	C1D	22μF	1	CAP_0402_22u_6V3	Kyocera AVX	CM05X5R226M06AH080
	C3D, C4D, C12, C12D, C13, C13D	4.7μF	6	CAP_0402_4.7u_16V	Kyocera AVX	0402YD475MAT2A
	C5D, C7, C8, C10, C11, C15	1μF	6	CAP_0201_1u_10V	Murata	GRM033C81A105ME05D
	C6D	10μF	1	CAP_0402_10u_10V	Samsung	CL05A106MP5NUNC
	C7D	3.3nF	1	CAP_0201_3.3n_16V	Murata	GRM033R71C332KA88D
	C8D, C9D, C10D, C11D	22μF	4	CAP_0603_22u_10V	Murata	GRM187R61A226ME15D
	C9	2.2nF	1	CAP_0201_2.2n_16V	Murata	GRM033R71C222KA88D
	C16	0.7pF	1	CAP_RF_0201_0.7pF	Murata	GJM0335C1ER70BB01D
	C17D, C18D	110pF	2	CAP_0201_110p_50V	Murata	GRM0335C1H111JA01D
2	D1D	NSR20F30NXT5G	1	D_NSR20F30NXT5G	ON Semiconductor	NSR20F30NXT5G
	D2D	SML-LX0404SIUPGUSB	1	D_RGB_LED	Lumex	SML-LX0404SIUPGUSB
	E1	NN03-320	1	NN03-320	Fractus Antennas	NN03-320
	J1, J2, J3, J4, J5	Solder Jumper	5	JMP_0201_3WAY	Panasonic	ERJ-1GN0R00C
	J2D	Interface	1	CONN_50P_M_COMBI_INT ERFACE		
	J4D	ARM SWD 10-pin	1	CONN_SWD		
	J5D	6Pin	1	CONN_PINHEADER_6PIN		
	J7D	213716-0001 USB-C	1	CONN_USB_C	Molex	213716-0001
	JP1D	0R	1	JMP_0201	Panasonic	ERJ-1GN0R00C
	L1, L2	10μH	2	L_0603_10uH_300mA	Murata	LQM18DN100M70L
3	L1D	2.2μH	1	L_0603_2.2uH_520mA	Taiyo Yuden	MBKK1608T2R2M
	L2D	1.5μH	1	L_0805_1.5uH_2A	Murata	DFE201210S-1R5M=P2
	L3, L6, L7	5.6nH	3	L_RF_0201_5.6nH	Murata	LQW03AW5N6J00D
	L4, L5	2.2nH	2	L_RF_0201_2.2nH	Murata	LQP03HQ2N2B02D
	R1, R2	2.2kR	2	R_0201_2.2K	Panasonic	ERJ-1GNF2201C
	R2D, R3D	100kR	2	R_0201_100K	Panasonic	ERJ-1GNF1003C
	R3	2.2R	1	R_0201_2.2R	Yageo	RC0201FR-072R2L
	R4, R6D	10kR	2	R_0201_10K	Panasonic	ERJ-1GNF1002C
	R4D, R5D	5K1	2	R_0402_5K1	Panasonic	ERJ-2RKF5101X
	RT1D	10kR	1	NTC_0201_10k	Panasonic	ERTJZEG103FA
4	U1	nRF5340-CLAA	1	nRF5340-CLAA	Nordic	NRF5340-CLAA-R7
	U1D	MAX38640BENT18+T	1	MAX38640BENT18+T	Maxim	MAX38640BENT18+T
	U2D	MAX77654BENV+T	1	MAX77654BENV+T	Maxim	MAX77654BENV+T
	U4D	PESD1USB30	1	PESD1USB30	NXP Semiconductors	PESD1USB30
	U5D	W25Q256JWYIM	1	W25Q256JWYIM	Winbond	W25Q256JWYIM TR
	U6D	LSM6DSV16BX	1	LSM6DSV16BX	STMicroelectronics	LSM6DSV16BX
	U7D	IS31FL3194	1	IS31FL3194	ISSI	IS31FL3194-CLS2-TR
	Y1	ECS-327-9-1210 (32.768kHz)	1	Y_ECS-327-9-1210	ECS International	ECS-327-9-1210-TR
	Y2	ECS-320-7-48B-JTM-TR5 (32MHz)	1	Y_ECS-320-7-48B-JTM-TR5	ECS International	ECS-320-7-48B-JTM-TR5



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Laboratory: ETHZ D-ITET PBL

Date: 3/4/2024 2:21 PM

Revision: 1.3 License: GNU GPL v3

Variant: Complete

File: DOC_BOM.PCBDwf

Project: VitalCore: NRF5340

BOM

Drawn By: Philipp Schilk, Alfonso Blanco Fontao

Checked By: Federico Villani, Lukas Schulthess

Sheet: 1/1