
F2833x Inter Integrated Circuit

Introduction

This module discusses the features and operation of the inter-integrated circuit (I2C) module that is available on the F2833x digital signal controller (DSC). The I2C module provides an interface between DSCs and devices compliant with Philips Semiconductors Inter-IC bus (I2C-bus) specification version 2.1 and connected by way of an I2C-bus. External components attached to this 2-wire serial bus can transmit and/or receive data between 1-bit and 8-bits to/from the F2833x through the I2C module. This student guide assumes the reader is somewhat familiar with the I2C-bus specification.



Each device connected to an I2C-bus is identified by a unique address. It can operate as either a transmitter or a receiver, depending on the function of the device. A device connected to the I2C - bus can also be considered as the master or the slave when performing data transfers. A master device is the device that initiates a data transfer on the bus and generates the clock signals to permit that transfer. During this transfer, any device addressed by this master is considered to be a slave.

The I2C module supports the multi-master mode, in which one or more devices are capable of controlling an I2C-bus and can be connected to the same I2C-bus.

For data communication, the I2C module has a serial data pin (SDA) and a serial clock pin (SCL). The SDA and SCL pins both are bidirectional. They must each be connected to a positive 3.3 V supply voltage using pull-up resistors. When the bus is free, both pins are high. The driver of these two pins has an open-drain configuration to perform the required wired-AND function. The F2833x includes internal pull-up resistors for SDA and SCL, which can be enabled during the setup of the GPIO - pins.

Module Topics

F2833x Inter Integrated Circuit	12-1
Introduction	12-1
Module Topics	12-2
Basic I2C Features	12-4
F2833x I2C Block Diagram	12-5
I2C Clock Generation	12-6
I2C Operating Modes	12-8
Master / Slave modes	
Input and Output Voltage Levels	
Data Validity	
Serial Data Formats	
Arbitration	12-11
I2C Interrupts	12-12
I2C Module Registers	12-13
I2C Mode Register	
I2C Interrupt Enable Register	
I2C Status Register	
I2C Interrupt Source Register	
I2C Clock Register	
I2C Slave Address Register	
I2C Own Address Register	
I2C Data Count Register	
I2C Data Registers	12-21
I2C FIFO Buffers	12-21
I2C TX-FIFO Register	
I2C RX-FIFO Register	12-22
Temperature Sensor TMP100	12-23
TMP100 Register Structure	12-25
Temperature Register	12-26
Configuration Register	
TMP100 Timing Diagrams	12-28
Lab Exercise 12_1	12-30
Preface	
Objective	
Procedure	
Open Files, Create Project File	
Project Build Options	
Preliminary Test	
Add TMP100 and I2C Initialization Code	
Lab Exercise 12_2	
Objective	
Procedure	
Open Project, Modify Source File	
Build, Load and Run	
Troubleshooting	12-37


Lab Exercise 12_3	
Objective	
Procedure	
Open Project, Modify Source File	
Build, Load and Run	12-41
Lab Exercise 12_4	
Objective	
Procedure	
Open Project, Modify Source File	
Build, Load and Run	

Basic I2C Features

The I2C module supports any slave or master I2C-compatible device.

Inter Integrated Circuit(I²C, IIC)


- Philips I2C-bus specification compliant, version 2.1
- Data transfer rate from 10 kbps up to 400 kbps
- Each device can be considered as a Master or Slave
- Master initiates data transfer and generates clock signal
- Device addressed by Master is considered a Slave
- Multi-Master mode supported
- Standard Mode send exactly n data values (specified in register)
- Repeat Mode keep sending data values (use software to initiate a stop or new start condition)



The I2C module has the following features:

- Compliance with the Philips Semiconductors I2C-bus specification (version 2.1):
 - o Support for 8-bit format transfers
 - o 7-bit and 10-bit addressing modes
 - General call
 - o START byte mode
 - o Support for multiple master-transmitters and slave-receivers
 - o Support for multiple slave-transmitters and master-receivers
 - o Combined master transmit/receive and receive/transmit mode
 - O Data transfer rate of from 10 kbps up to 400 kbps (Philips Fast-mode rate)
- One 16-byte deep receive FIFO and one 16-byte deep transmit FIFO
- An interrupt can be generated as a result of one of the following conditions:
 - o transmit-data ready,
 - o receive-data ready,
 - o register-access ready,
 - o no-acknowledgment received,
 - o arbitration lost,
 - o stop condition detected,
 - o addressed as slave.
- Free data format mode

F2833x I2C Block Diagram




The I2C module consists of the following primary blocks:

- A serial interface: one data pin (SDA) and one clock pin (SCL)
- Data registers and FIFOs to temporarily hold receive data and transmit data travelling between the SDA pin and the CPU
- Control and status registers
- A peripheral bus interface to enable the CPU to access the I2C module registers and FIFOs.
- A clock synchronizer to synchronize the I2C input clock (from the DSP clock generator) and the clock on the SCL pin, and to synchronize data transfers with masters of different clock speeds required.
- A pre-scaler to divide down the input clock that is driven to the I2C module
- A noise filter on each of the two pins, SDA and SCL
- An arbitrator to handle arbitration between the I2C module (when it is a master) and another master
- Interrupt generation logic, so that an interrupt can be sent to the CPU.

Slide 12-3 shows the four registers used for transmission and reception in non-FIFO mode. The CPU writes data for transmission to I2CDXR and reads received data from I2CDRR. When the I2C module is configured as a transmitter, data written to I2CDXR is copied to I2CXSR and shifted out on the SDA pin one bit a time. When the I2C module is configured as a receiver, received data is shifted into I2CRSR and then copied to I2CDRR.

I2C Clock Generation

As shown in Slide 12-4, the I2C input clock is equivalent to the CPU clock (SYSCLKOUT) and is then divided twice more inside the I2C module to produce the module clock and the master SCL clock.



The I2C module clock determines the frequency at which the I2C module operates. A programmable pre-scaler in the I2C module divides down the I2C input clock to produce the module clock. To specify the divide-down value, initialize the IPSC field of the pre-scaler register, I2CPSC. The resulting frequency should be in the range of 7 - 12 MHz and is given by:

$$I2C_Module_Clock = \frac{SYSCLKOUT}{(IPSC+1)}$$

IPSC must be initialized only while the I2C module is in the reset state (IRS = 0 in I2CMDR). The pre-scaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

The master clock appears on the SCL pin when the I2C module is configured to be a master on the I2C-bus. This clock controls the timing of communication between the I2C module and a slave. As shown in slide 12-4, a second clock divider in the I2C module divides down the module clock to produce the master clock. The clock divider uses the ICCL value of I2CCLKL to divide down the low portion of the module clock signal and uses the ICCH value of I2CCLKH to divide down the high portion of the module clock signal.

Example for I2C-clock calculation:

The period of the master clock (T_{MASTER}) is a multiple of the period of the I2C module clock:

$$T_{MASTER} = \frac{(IPSC+1)[(ICCL+d)+(ICCH+d)]}{SYSCLKOUT}$$

Parameter d is a systematic offset, which depends on the device type.

Example: Set I2C-Master clock to 50 kHz for a 150 MHz device

(1) Set I2C module clock to 10MHz:

$$10MHz = \frac{100MHz}{(IPSC+1)};$$
 IPSC = 14

(2) Set I2C Master clock to $20\mu s$; use d = 5

$$20\mu s = \frac{(14+1)[(ICCL+5) + (ICCH+5)]}{150MHz}$$

$$ICCL + ICCH = 190;$$

To produce an I2C master clock with a duty cycle of 50% set:

- IPSC = 14
- ICCL = 95
- ICCH = 95

The following table give some more options for the I2C clock unit:

SYSCLKOUT	100 MHz	100MHz	150MHz	150MHz
I2C-clock	IPSC	ICCL / ICCH	IPSC	ICCL / ICCH
50 kHz	9	95 / 95	14	95 /95
100 kHz	9	45 / 45	14	45 /45
400 kHz	9	10 / 5	14	10 / 5

I2C Operating Modes

Master / Slave modes

The I2C module has four basic operating modes to support data transfers as a master and as a slave.

If the I2C module is a master, it begins as a master-transmitter and typically transmits an address for a particular slave. When giving data to the slave, the I2C module must remain a master-transmitter. To receive data from a slave, the I2C module must be changed to the master-receiver mode.

When the I2C module is a slave, it begins as a slave-receiver and typically sends acknowledgment when it recognizes its slave address from a master. If the master is sending data to the I2C module, the module must remain a slave-receiver. If the master has requested data from the I2C module, the module must be changed to the slave-transmitter mode.


Operating Mode	Description
Slave-receiver mode	Module is a slave and receives data from a master (all slaves begin in this mode)
Slave-transmitter mode	Module is a slave and transmits data to a master (can only be entered from slave-receiver mode)
Master-receiver mode	Module is a master and receives data from a slave (can only be entered from master-transmit mode)
Master-transmitter mode	Module is a master and transmits to a slave (all masters begin in this mode)

Input and Output Voltage Levels

One clock pulse is generated by the master device for each data bit transferred. Due to a variety of different technology devices that can be connected to the I2C-bus, the levels of logic 0 (low) and logic 1 (high) are not fixed and depend on the associated level of $V_{\rm DD}$. For details, see the data manual for your particular F2833x.

Data Validity

The data on SDA must be stable during the high period of the clock (see Slide 12-6). The high or low state of the data line, SDA, should change only when the clock signal on SCL is low.



START and STOP conditions can be generated by the I2C module when the module is configured to be a master on the I2C-bus.


- The START condition is defined as a high-to-low transition on the SDA line while SCL is high. A master drives this condition to indicate the start of a data transfer.
- The STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. A master drives this condition to indicate the end of a data transfer

After a START condition and before a subsequent STOP condition, the I2C-bus is considered busy, and the bus busy (BB) bit of I2CSTR is 1. Between a STOP condition and the next START condition, the bus is considered free, and BB is 0.

For the I2C module to start a data transfer with a START condition, the master mode bit (MST) and the START condition bit (STT) in I2CMDR must both be 1. For the I2C module to end a data transfer with a STOP condition, the STOP condition bit (STP) must be set to 1.

Serial Data Formats

I2C is programmable to operate in different addressing formats, selected by bits "FDF" and "XA" in register I2CMDR.



FDF	XA	Format
1	Х	Free Data Format
0	0	7-Bit Addressing Format
0	1	10-Bit Addressing Format

In the 7-bit addressing format, which is often used, the first byte after a START condition (S) consists of a 7-bit slave address followed by an R/W bit. R/W determines the direction of the data:

- R/W = 0: The master writes (transmits) data to the addressed slave.
- R/W = 1: The master reads (receives) data from the slave.


An extra clock cycle dedicated to acknowledgment (ACK) is inserted after each byte. If the ACK bit is inserted by the slave after the first byte from the master, it is followed by n bits of data from the transmitter (master or slave, depending on the R/W bit). N is a number from 1 to 8 determined by the bit count (BC) field of I2CMDR. After the data bits have been transferred, the receiver inserts an ACK bit.

Arbitration

If two or more master-transmitters attempt to start a transmission on the same bus at approximately the same time, an arbitration procedure is invoked. The arbitration procedure uses the data presented on the serial data bus (SDA) by the competing transmitters. Slide 12-8 illustrates the arbitration procedure between two devices. The first master-transmitter, which releases the SDA line high, is overruled by another master-transmitter that drives SDA low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. Should two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

I2C Arbitration

- Arbitration procedure invoked if two or more mastertransmitters simultaneously start transmission
 - Procedure uses data presented on serial data bus (SDA) by competing transmitters
 - First master-transmitter which drives SDA high is overruled by another master-transmitter that drives SDA low
 - Procedure gives priority to the data stream with the lowest binary value



If the I2C module is the losing master, it switches to the slave-receiver mode, sets the arbitration lost (AL) flag, and generates the arbitration-lost interrupt request.

If during a serial transfer the arbitration procedure is still in progress when a repeated START condition or a STOP condition is transmitted to SDA, the master-transmitters involved must send the repeated START condition or the STOP condition at the same position in the format frame. Arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

I2C Interrupts

The I2C module generates the interrupt requests described in Slide 12-9. All interrupt sources are multiplexed through an arbiter to a single I2C interrupt request to the CPU. Each interrupt request has a flag bit in the status register (I2CSTR) and an enable bit in the interrupt enable register (I2CIER). When one of the specified events occurs, its flag bit is set. If the corresponding enable bit is 0, the interrupt request is blocked. If the enable bit is 1, the request is forwarded to the CPU as an I2C interrupt.

	I2C Interrupts
Interrupt Source	Description
XRDYINT	Transmit ready condition: The data transmit register (I2CDXR) is ready to accept new data because the previous data has been copied from I2CDXR to the transmit shift register (I2CXSR).
RRDYINT	Receive ready condition: The data receive register (I2CDRR) is ready to be red because data has been copied from the receive shift register (I2CRSR) to I2CDRR.
ARDYINT	Register-access ready condition: The I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used.
NACKINT	No-acknowledgment condition: The I2C module is configured as a master-transmitter and did not received acknowledgment from the slave-receiver.
ALINT	Arbitration-lost condition: The I2C module has lost an arbitration contest with another master-transmitter.
SCDINT	Stop condition detected: A STOP condition was detected on the I2C bus.
AASINT	Addressed as slave condition: The I2C has been addressed as a slave device by another master on the I2C bus.
I2CFIFO	see FIFO - Registers

The I2C interrupt is one of the maskable interrupts of the CPU. Like any other maskable interrupt request, if it is properly enabled, the CPU executes the corresponding interrupt service routine (I2CINT1A_ISR). The I2CINT1A_ISR for the I2C interrupt can determine the interrupt source by reading the interrupt source register, I2CISRC. Then the I2CINT1A_ISR can branch to the appropriate subroutine.

After the CPU reads I2CISRC, the following events occur:


- (1) The flag for the source interrupt is cleared in I2CSTR. Exception: The ARDY, RRDY, and XRDY bits in I2CSTR are not cleared when I2CISRC is read. To clear one of these bits, write a 1 to it.
- (2) The arbiter determines which of the remaining interrupt requests has the highest priority, writes the code for that interrupt to I2CISRC, and forwards the interrupt request to the CPU.

In addition to the seven basic I2C interrupts, the transmit and receive FIFOs each have the ability to generate an additional interrupt (I2CINT2A). The FIFOs can be configured to generate an interrupt after transmitting/receiving a defined number of bytes, up to 16. These two interrupt sources are ORed together into a single maskable CPU interrupt. The interrupt service routine can then read the FIFO interrupt status flags to determine from which source the interrupt came. See the I2C transmit FIFO register (I2CFFTX) and the I2C receive FIFO register (I2CFFRX) descriptions.

I2C Module Registers

	I2C Registers
Register Name	Description
I2COAR	I2C own address register
I2CIER	I2C interrupt enable register
I2CSTR	I2C status register
I2CCLKL	I2C clock low-time divide register
I2CCLKH	I2C clock high-time divide register
I2CCNT	I2C data count register
I2CDRR	I2C data receive register
I2CSAR	I2C slave address register
I2CDXR	I2C data transmit register
I2CMDR	I2C mode register
I2CISRC	I2C interrupt source register
I2CEMDR	I2C extended mode register
I2CPSC	I2C prescaler register
I2CFFTX	I2C FIFO transmit register
I2CFFRX	I2C FIFO receive register

I2C Mode Register



The I2C mode register (I2CMDR) is a 16-bit register that contains the control bits of the I2C module. The bit fields of I2CMDR are shown in slides 12-11 and 12-12.

NACKMOD

This bit is only applicable when the I2C module is acting as a receiver.

- In the slave-receiver mode: The I2C module sends an acknowledge (ACK) bit to the transmitter during each acknowledge cycle on the bus. The I2C module only sends a no-acknowledge (NACK) bit if you set the NACKMOD bit.

 In the master-receiver mode: The I2C module sends an ACK bit during each acknowledge cycle until the internal data counter counts down to 0. At that point, the
 - knowledge cycle until the internal data counter counts down to 0. At that point, the I2C module sends a NACK bit to the transmitter. To have a NACK bit sent earlier, you must set the NACKMOD bit.
- In either slave-receiver or master-receiver mode: The I2C module sends a NACK bit to the transmitter during the next acknowledge cycle on the bus. Once the NACK bit has been sent, NACKMOD is cleared. Important: To send a NACK bit in the next acknowledge cycle, you must set NACKMOD before the rising edge of the last data bit.

FREE

This bit controls the action taken by the I2C module when a debugger breakpoint is encountered.

0 When I2C module is master:

If SCL is low when the breakpoint occurs, the I2C module stops immediately and keeps driving SCL low, whether the I2C module is the transmitter or the receiver. If SCL is high, the I2C module waits until SCL becomes low and then stops.

When I2C module is slave:

A breakpoint forces the I2C module to stop when the current transmission/reception is complete.

1 The I2C module runs free; that is, it continues to operate when a breakpoint occurs.

STT

START condition bit (only applicable when the I2C module is a master). The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions (see Table 6). Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS = 0.

- In the master mode, STT is automatically cleared after the START condition has been generated.
- In the master mode, setting STT to 1 causes the I2C module to generate a START condition on the I2C-bus.

STP

STOP condition bit (only applicable when the I2C module is a master). In the master mode, the RM, STT, and STP bits determine when the I2C module starts and stops data transmissions. Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS=0.

- O STP is automatically cleared after the STOP condition has been generated.
- 1 STP has been set to generate a STOP condition when the internal data counter of the I2C module counts down to 0.

MST

Master mode bit. MST determines whether the I2C module is in the slave mode or the master mode. MST is automatically changed from 1 to 0 when the I2C master generates a STOP condition.

- O Slave mode. The I2C module is a slave and receives the serial clock from the master.
- Master mode. The I2C module is a master and generates the serial clock on the SCL pin.

TRX


Transmitter mode bit. When relevant, TRX selects whether the I2C module is in the transmitter mode or the receiver mode.

- 0 Receiver mode. The I2C module is a receiver and receives data on the SDA pin.
- Transmitter mode. The I2C module is a transmitter and transmits data on the SDA pin.

XA

Expanded address enable bit.

- 7-bit addressing mode (normal address mode). The I2C module transmits 7-bit slave addresses (from bits 6-0 of I2CSAR).
- 1 10-bit addressing mode (expanded address mode). The I2C module transmits 10-bit slave addresses (from bits 9-0 of I2CSAR).



RM

Repeat mode bit (only applicable when the I2C module is a master-transmitter). The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions.

Non-repeat mode. The value in the data count register (I2CCNT) determines how many bytes are received / transmitted by the I2C module.

Repeat mode. A data byte is transmitted each time the I2CDXR register is written to (or until the transmit FIFO is empty when in FIFO mode) until the STP bit is manually set. The value of I2CCNT is ignored. The ARDY bit/interrupt can be used to determine when the I2CDXR (or FIFO) is ready for more data, or when the data has all been sent and the CPU is allowed to write to the STP bit.

DLB

Digital loopback mode bit.

- O Digital loopback mode is disabled.
- Digital loopback mode is enabled. For proper operation in this mode, the MST bit must be 1.

IRS

I2C module reset bit.

- The I2C module is in reset/disabled. When this bit is cleared to 0, all status bits (in I2CSTR) are set to their default values.
- The I2C module is enabled. This has the effect of releasing the I2C bus if the I2C peripheral is holding it.

STB

START byte mode bit. This bit is only applicable when the I2C module is a master. As described in version 2.1 of the Philips Semiconductors I2C-bus specification, the START byte can be used to help a slave that needs extra time to detect a START condition. When the I2C module is a slave, it ignores a START byte from a master, regardless of the value of the STB bit.

- The I2C module is not in the START byte mode.
- 1 The I2C module is in the START byte mode.

FDF

Free data format mode bit.


- Free data format mode is disabled. Transfers use the 7-/10-bit addressing format selected by the XA bit.
- 1 Free data format mode is enabled.

BC


Bit count bits. BC defines the number of bits (1 to 8) in the next data byte that is to be received or transmitted by the I2C module. The number of bits selected with BC must match the data size of the other device. Notice that when BC = 000b, a data byte has 8 bits. BC does not affect address bytes, which always have 8 bits.

000	8 bits per data byte
001	1 bit per data byte
010	2 bits per data byte
011	3 bits per data byte
100	4 bits per data byte
101	5 bits per data byte
110	6 bits per data byte
111	7 bits per data byte


I2C Interrupt Enable Register




I2C Status Register




I2C Interrupt Source Register




I2C Clock Register





I2C Slave Address Register



I2C Own Address Register

I2C Own Address Register

I2caRegs.I2COAR

15 - 10 9 - 0
reserved OAR

OAR: F2833x address in case of slave mode
Bits 6...0 in 7 Bit - Address - Mode (XA = 0 in I2CMDR)
Bits 9...0 in 10 Bit - Address _ Mode (XA = 1)

12 - 20

I2C Data Count Register

I2C Data Count Register

I2caRegs.I2CCNT

15 0

ICDC: Data Count Value

ICDC indicates the number of data bytes to transfer or receive.


0x0000: The start value loaded to the internal data counter is 65536.

00001-0xFFFF: The start value loaded to internal data counter is 1-65535.

12 - 20

I2C Data Registers

To read or write data from / to I2C, we use the lower 8 bits of two data registers:



I2C FIFO Buffers

The I2C module of the F2833x is enhanced by a set of FIFO-buffers for register I2CDRR and I2CDXR. The FIFO-buffers, each of them 16 levels deep, can be used to buffer up to 16 characters, before they are transmitted into I2C (TXFIFO) or after they have been received (RXFIFO). This greatly reduces the workload for the CPU to service the I2C.

Note that the FIFO-units have no individual register names or address spaces; once the FIFOs are enabled, a repeated write into register I2CDXR will indirectly use this background transmit buffer to store the data. Values from this background FIFO are loaded into the foreground automatically as soon as register I2CDXR is ready for new data.


The same principle applies to the I2CDRR register for data, received by the I2C input channel. By defining a threshold for an interrupt request, when a certain number of FIFO entries are consumed, the number of interrupts for I2C can be reduced.

The FIFO-option is disabled by default. Since we will use the FIFO in lab exercise 12_3, we will have to discuss the two control registers in the following two slides:

I2C TX-FIFO Register

I2C Transmit FIFO Register I2caRegs.FFTX				
15	14	13	12 – 8	
reserved	I2CFFEN	TXFFRST	TXFFST	
7	6	5	4 - 0	
TXFFINT	TXFFINTCLR	TXFFIENA	TXFFIL	
I2CFFEN: 1 = enable TXFIFO - mode TXFFRST: 0 = reset TXFIFO; 1 = enable TX - operation TXFFST: Filling level of TXFIFO (0 – 16) TXFFINT: TXFIFO Interrupt flag 1 = TX FIFO interrupt condition has occurred. 0 = TX FIFO interrupt condition has not occurred. cleared by writing a 1 into bit TXFFINTCLR TXFFINTCLR: 1 = clear flag TXFFINT TXFFIENA: 1 = enabled. TXFFINT generates an interrupt when set TXFFIL: TX FIFO Interrupt level. If TXFFST is equal or less that TXFFIL, the flag TXFFINT is set.				
12 - 22				

I2C RX-FIFO Register



Temperature Sensor TMP100

To exercise the I2C module of the F2833x we need to connect external I2C-device(s). The Peripheral Explorer Board is equipped with a Texas Instruments temperature sensor TMP100 (or TMP 100) - see datasheet literature number "SBOS231G".

Temperature Sensor TMP101

- Digital Interface: I2C Serial 2-Wire
- Resolution: 9- to 12-Bits, User-Selectable
 - 9 Bit: 0.5 °C; 12 Bit:0.0625 °C
- Accuracy:
 - ±2.0°C from -25°C to +85°C (max)
 - ±3.0°C from -55°C to +125°C (max)
- Low quiescent current of 45μA, 0.1μA Standby
- Power supply range: 2.7V to 5.5V
- Tiny SOT23-6 package

12 - 25

The TMP100 and TMP101 are two-wire, serial output temperature sensors available in SOT23-6 packages. Requiring no external components, the TMP100 and TMP101 are capable of reading temperatures with a resolution of 0.0625°C. The TMP100 and TMP101 feature I2C interface compatibility, with the TMP100 allowing up to eight devices on one bus.


The TMP101 offers SMBus alert function with up to three devices per bus. The TMP100 and TMP101 are ideal for extended temperature measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications.

The TMP100 and TMP101 are specified for operation over a temperature range of -55°C to +125°C.

The following Slide 12-26 shows the physical pin out of the device. Signals SCL and SDA are the I2C clock and data lines discussed above. Signal V+ is connected to +3.3V. Pins "ADD0" and "ADD1" are code pins to define the device slave address:


ADD1	ADD0	Slave address
0	0	0x48
0	Float	0x49
0	1	0x4A
1	0	0x4C
1	Float	0x4D
1	1	0x4E
Float	0	0x4B
Float	1	0x4F

At the Peripheral Explorer Board pins ADD0 and ADD1 are fixed to 0.



TMP100 Register Structure

The TMP100 must be initialized by a set of 5 internal registers:



The 8-bit Pointer Register of the TMP100 and TMP101 is used to address a given data register. The Pointer Register uses the two LSBs to identify which of the data registers should respond to a read or write command.

The Pointer Register has the following layout:


P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Register -	Bits

Using the "Register-Bits", one of the registers available in the TMP100 and TMP101 can be pre-selected. The Power-up Reset value of P1/P0 is 00.

P1	P0	Register
0	0	Temperature Register
0	1	Configuration Register
1	0	Low Temperature Threshold Register
1	1	High Temperature Threshold Register

Temperature Register

The Temperature Register of the TMP100 or TMP101 is a 12-bit read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain the data:



Configuration Register

The Configuration Register is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. The format of the Configuration Register for the TMP100 and TMP101 is shown in Slide 12-29.

TMP100 Configuration Register								
7	6	5	4	3	2	1	0	_
OS/ALERT	R1	R0	F1	F0	POL	ТМ	SD	
		write 0: oread 1: read 0: t Resolution activate A Polarity of write 0: 0 (write 1: li	continuou temperat emperatu on 9 bit (0 ALERT af of ALERT Comparat ALERT s nterrupt N ALERT is hutdown	is tempera ure above ire below (0,0) 12 l ter numbe (0 or 1) or Mode tays active Mode s cleared	TLOW	ersion ecutive fac	on is true)	
							1:	2 - 29

The power-up/reset value of the Configuration Register is with all bits equal to 0.

TMP100 Timing Diagrams

The I2C Bus Timing is based on different bus conditions:

Bus Idle:

Both SDA and SCL lines remain HIGH.

Start Data Transfer:

A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition. Each data transfer is initiated with a START condition.

Stop Data Transfer:

A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a

STOP condition. Each data transfer is terminated with a repeated START or STOP condition.


Data Transfer:


The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

Acknowledge and Not-Acknowledge:

Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signalled by the master generating a Not-Acknowledge (NACK) on the last byte that has been transmitted by the slave.

Note: Data books on I2C sometimes state that "the master does NOT acknowledge". This means that "the master performs Not-Acknowledge (NACK)", rather than skipping the acknowledge part of the cycle.





Lab Exercise 12_1

Preface

The Peripheral Explorer Board is equipped with an external temperature sensor TMP100 (device U9). During the early stages of this textbook the first version of the Peripheral Explorer Board was not equipped with such an I2C- device.

Here is the description what to do, if your Peripheral Explorer Board does <u>not</u> include a TMP101 or TMP100. Connect the following four pins of the TMP101 with wires to the headers of the Peripheral Explorer Board:

Pin TMP101	Header of Peripheral Explorer
1: SCL	J15:1 (I2C - SCL)
2: GND	J12:3 (RS232 - GND)
4: V+	J12:2 (RS232 - V33)
6: SDA	J15:2(I2C - SDA)

The two I2C-signals are multiplexed at GPIO32 (SDA) and GPIO33 (SCL). To guarantee the voltage levels for the two signals we need external pull-up - resistors of 4.7 kOhm between the signal line SCL and 3.3V and between SDA and 3.3V. Note: The F2833x is equipped with internal pull-up- resistors. However, their resistance is not low enough to guarantee the timing of an I2C-bit period.

Objective

The objective of Lab 12_1 is to initialize the I2C interface and to read the current temperature from the external device TMP100. For simplification we will use a watch window to monitor the current value of integer variable "temperature". Note that the result 16-bit register of the TMP100 has 8 integer bits and 8 binary fraction bits; so if we display this value as I8Q8-number (type: int, Radix: Q8) we can immediately verify the temperature value.

Procedure

Open Files, Create Project File

- 1. Using Code Composer Studio, create a new project, called **Lab12.pjt** in C:\DSP2833x\Labs (or in another path that is accessible by you; ask your teacher or a technician for an appropriate location!).
- 2. A good point to start with is the source code of Lab6.c, which produces a hardware based time period using CPU core timer 0. Open file Lab6.c from C:\DSP2833x\Labs\Lab6 and save it as Lab12 1.c in C:\DSP2833x\Labs\Lab12.
- 3. Add the source code file to your project:

- Lab12 1.c
- 4. From $C: \frac{c28}{dsp2833x} \frac{131}{DSP2833x} headers source$ add:
 - DSP2833x GlobalVariableDefs.c

From $C:\langle tidcs \rangle c28 \rangle dsp2833x \rangle v131 \rangle DSP2833x_common \rangle source$ add:

- DSP2833x_PieCtrl.c
- DSP2833x PieVect.c
- DSP2833x_DefaultIsr.c
- DSP2833x_CpuTimers.c
- DSP2833x_SysCtrl.c
- DSP2833x CodeStartBranch.asm
- DSP2833x_ADC_cal.asm
- DSP2833x usDelay.asm

From $C: \frac{\langle c28 \rangle dsp2833x}{131} DSP2833x_headers \pmod{add}$

DSP2833x_Headers_nonBIOS.cmd

From $C:\langle tidcs \rangle c28 \rangle dsp2833x \rangle v131 \rangle DSP2833x_common \rangle cmd$ add:

28335_RAM_Ink.cmd

From $C:\CCStudio_v3.3\C2000\cgtools\lib\$ add:

rts2800_fpu32.lib

Project Build Options

5. Setup the search path to include the peripheral register header files. Click:

Project → Build Options

Select the Compiler tab. In the preprocessor Category, find the Include Search Path (-i) box and enter:

C:\tidcs\C28\dsp2833x\v131\DSP2833x_headers\include; C:\tidcs\C28\dsp2833x\v131\DSP2833x_common\include

6. Setup the floating-point support of the C-compiler. Inside Build Options select the Compiler tab. In the "Advanced" category set "Floating Point Support" to

fpu32

7. Setup the stack size: Inside Build Options select the Linker tab and enter in the Stack Size (-stack) box:

400

Close the Build Options Menu by Clicking **<OK>**.

Preliminary Test

8. So far, we have just created a new project "Lab12.pjt" with the same functionality as in Lab6. A good step would be to rebuild Lab12, load the code into the controller and verify the binary counter at LED's LD1 to LD4 of the Peripheral Explorer Board.

The LEDs should be updated by the counter in 100 milliseconds time steps.

If not: Debug!

Add TMP100 and I2C Initialization Code

9. Now let us add code to initialize the I2C and the TMP100.

The TMP100 is addressed as I2C-Slave. If pin ADDR0 is floating, its address is hexadecimal 0x49. The initialization is based on TMP100 internal registers with the following addresses:

• Temperature Register: 0

• Configuration Register: 1

• Temperature Low Register: 2

• Temperature High Register: 3

To allow a simple addressing of these registers, add the following macros at the beginning of Lab12_1.c:

#define TMP100_SLAVE	0x48
#define POINTER_TEMPERATURE	0
#define POINTER_CONFIGURATION	1
#define POINTER_T_LOW	2
#define POINTER_T_HIGH	3

- 10. At the beginning of "main()", remove variable "counter" and replace it by integer variable "temperature". Note: it is good software practice to write out the word "temperature" in full, rather than using the abbreviation "temp". This is because the abbreviation could mean either "temporary" or "temperature".
- 11. In local function "Gpio_select()" change register GPBMUX1 to enable lines GPIO32 and GPIO33 for I2C operation. In register GPBPUD enable the internal pull-up resistors for lines GPIO32 and GPIO33. In register GPBQSEL1 set lines GPIO32 and GPIO33 to asynchronous input.
- 12. In main, after the function call of "Gpio_select()", add a function call of a new function "I2CA_Init()".
- 13. At the end of "main()", add the definition of the new function "I2CA_Init()" with void both as input and return parameter type. In "I2CA_Init()" perform the following:
 - Reset the I2C-module (Register I2CMDR, bit IRS)
 - Set the slave address register to 0x49 (Register I2CSAR)
 - Initialize the I2C module clock to 10MHz. If SYSCLKOUT is 150 MHz, set Register I2CPSC to 14:

$$10MHz = \frac{SYSCLKOUT}{(PSC+1)};$$

• Set low and high phase of the I2C-clock signal to 50% each. As an example, we will use an I2C-clock frequency of 50 kHz (clock period = 20µs).

$$20\mu s = \frac{(14+1)[(ICCL+5) + (ICCH+5)]}{150MHz}$$

The equation above results in ICCL = ICCH = 95. Initialize registers I2CCLKL and I2CCLKH accordingly.

- Finally take the I2C module out of reset (Register I2CMDR bit IRS).
- At the beginning of "Lab12_1.c" add a prototype for the new local function "I2CA Init()".
- 14. In the endless while(1)-loop of function "main()", remove all lines which are related to variable "counter" and to the monitoring with LEDs LD1 to LD4.
- 15. After the watchdog service code lines in the while(1)-loop of "main()", add code to read the current temperature from TMP100:
 - Set register "I2CCNT" to 2 to read a 2 byte temperature information from TMP100
 - Initialize register "I2CMDR":
 - Bit 15 = 0: no NACK in receiver mode
 - Bit14 = 1: FREE on emulation halt
 - Bit13 = 1; STT generate START
 - Bit 12 = 0; reserved
 - Bit11 = 1; STP generate STOP
 - Bit10 = 1: MST master mode
 - Bit9 = 0; TRX master-receiver mode
 - Bit8 = 0; XA 7-bit address mode
 - Bit7 = 0; RM non-repeat mode, I2CCNT determines # of bytes
 - Bit6 = 0; DLB no loopback mode
 - Bit5 = 1; IRS I2C module enabled
 - Bit4 = 0; STB no start byte mode
 - Bit 3 = 0; FDF no free data format
 - Bit2...0 = 0; BC 8 bit per data byte
- 16. Install a wait loop until the 1st byte has been received from TMP100:

while(I2caRegs.I2CSTR.bit.RRDY == 0);

17. Read the upper 8 bits of temperature:

temperature = I2caRegs.I2CDRR << 8;

18. Wait for the 2nd byte and add it as the 8 lower bits to temperature:

while(I2caRegs.I2CSTR.bit.RRDY == 0); temperature += I2caRegs.I2CDRR;

Build, Load and Run

19. Click the "Rebuild All" button or perform:

Project → Build

File → Load Program


Debug → Reset CPU

Debug → Restart

Debug → Go main

Debug → Run(F5)

20. Open a watch window and enter variable "temperature". With a left mouse click into column "radix" of the watch window change the radix to "qvalue", "SelectQ", "Q-Value-Index" = 8. Right mouse click into the watch window and select "Refresh":



Variable "temperature" should display the current ambient temperature with a resolution of 0.5 °C (the example above shows 28.0 °C).

Lab Exercise 12_2

Objective

In Lab12_1 we used the TMP100 in a basic scenario with a resolution of 9 bits (or 0.5 °C) only. However, the TMP100 is able to operate with a resolution of 12 bits (or 1/16 °C). This high resolution must be initialized in the configuration register of the TMP100. This is the task for Lab12_2.

Procedure

Open Project, Modify Source File

- 1. If not still open from Lab12_1, re-open project Lab12.pjt in C:\DSP2833x\Labs.
- 2. Open file "Lab12_1.c" and save it as "Lab12_2.c"
- 3. Remove file "Lab12_1.c" from project and add "Lab12_2.c" to it. Note: optionally you can also keep "Lab12_1.c" and exclude it from build. Use a right mouse click on file "Lab12_1.c", select "File Specific Options"; in category "General" enable "Exclude from Build".
- 4. In function main, after the function call of "I2CA_Init()", add I2C-code to address the configuration register of the TMP100:
 - Set register "I2CCNT" to 2 to send a 2-byte command (configuration register address, followed by configuration data) to TMP100.
 - Load register "I2CDXR" with the configuration register address:

I2caRegs.I2CDXR = POINTER_CONFIGURATION;

- Initialize register "I2CMDR":
 - Bit 15 = 0; no NACK in receiver mode
 - Bit14 = 1; FREE on emulation halt
 - Bit13 = 1; STT generate START
 - Bit 12 = 0; reserved
 - Bit11 = 1; STP generate STOP
 - Bit10 = 1; MST master mode
 - Bit9 = 1; TRX master-transmitter mode
 - Bit8 = 0; XA 7-bit address mode
 - Bit7 = 0; RM non-repeat mode, I2CCNT determines # of bytes
 - Bit6 = 0; DLB no loopback mode
 - Bit5 = 1; IRS I2C module enabled
 - Bit4 = 0; STB no start byte mode
 - Bit 3 = 0; FDF no free data format
 - Bit2...0 = 0; BC 8 bit per data byte
- Install a wait loop until the 1st byte has been transmitted to TMP100:

while(I2caRegs.I2CSTR.bit.XRDY == 0);


- Load register "**I2CDXR**" with the configuration data (0x60, see Slide 12-29) to initialize the temperature measurement with 12-bit resolution.
- Wait for the successful generation of the stop-condition:

while(I2caRegs.I2CSTR.bit.SCD == 0);

• Clear the stop condition flag:

I2caRegs.I2CSTR.bit.SCD = 1;

5. In the endless while(1)- loop of "main()" we have to change the code to read the TMP 100 temperature register. According to the "read temperature" time diagram (Slide 12-31) we have to generate a 5-byte I2C frame (slave address, temperature register address, slave address, read temperature high, read temperature low). Note that there are two "Start By Master" conditions in this sequence. Also, we have to transmit the first two bytes as Master-Transmitter and then to switch into Master-Receiver-Mode.



Whilst the second half of the required code is identical to the code from Lab12_1, we have to add the code to generate byte 1 and 2 of diagram 12-31. In the while(1)-loop before the line "I2caRegs.I2CCNT = 2", add:

l2caRegs.l2CCNT = 1; // 1 byte message
l2caRegs.l2CDXR = POINTER_TEMPERATURE;
l2caRegs.l2CMDR.all = 0x6620; // master-receiver, START,
STOP
while(l2caRegs.l2CSTR.bit.ARDY == 0); // wait for STOP
condition

Build, Load and Run

6. Click the "Rebuild All" button or perform:

Project → Build

File → Load Program


Debug → Reset CPU

Debug → Restart

Debug → Go main

Debug → Run(F5)

7. Open a watch window and enter variable "temperature". With a left mouse click into column "radix" of the watch window change the radix to "qvalue", "SelectQ", "Q-Value-Index" = 8. Right mouse click into the watch window and select "Refresh":




Variable "temperature" should display the current ambient temperature with a resolution of 1/16 °C (the example above shows 27.1875 °C).

Troubleshooting

If your variable "temperature" does not show correct numbers but the code is running as expected, then it might be useful to measure the signals SCL and SDA with an oscilloscope or logic analyzer.


The following image is a screenshot of a logic analyzer measurement of bytes 1 and 2 of an I2C-frame "Read -Timing" according to Slide 12-31 (see above) after the 1st START-Condition.



What follows is a description of the screenshot above from left to right:

- M1 (green marker): START Condition
- M2 (pink marker): 100100100
 - |||||| ACK by TMP101
 - |||||| Write
 - ||||||device address 0x49
- M3 (yellow marker): 000000000
 - |||||||| ACK by TMP101
 - ||||||| pointer to temperature register: 0x00
- M4 (green marker): 2nd START Condition

The next image is a screenshot of a logic analyzer measurement of bytes 3, 4 and 5 of an I2C-frame "Read -Timing" according to Slide 12-31 (see above) after the 2nd START-Condition.



What follows is a description of the screenshot from left to right:

•	M5 (blue marker):	100100110 ACK by TMP101 Read device address 0x49
•	M6 (cyan marker):	000101110

2nd START Condition

• M8 (red marker): 110100001 |||||||| NACK by F2833x |||||||| temperature low (½ + ¼ + 1/16 = 0.8125 °C)

• M9 (gray marker): STOP condition

M4 (green marker):

Lab Exercise 12_3

Objective

In Lab12_1 and Lab12_2 we used the TMP100 with a temperature resolution of 9 bits (or 0.5 °C) or 12 bits (1/16 °C). For the I2C-communication we used a non FIFO data transmission, which leads to an increasing CPU load, especially when one would use a more demanding slave device, such as an EEPROM, ADC or DAC. To reduce the CPU load we should try to setup the FIFO-buffered operating mode of the I2C-interface. This is the objective of Lab12 3.

Procedure

Open Project, Modify Source File

- 1. If not still open from Lab12_2, re-open project Lab12.pjt in C:\DSP2833x\Labs.
- 2. Open file "Lab12_2.c" and save it as "Lab12_3.c"
- 3. Remove file "Lab12_2.c" from project and add "Lab12_3.c" to it. Note: optionally you can also keep "Lab12_2.c" in the project, but exclude it from build. Use a right mouse click on file "Lab12_2.c", select "File Specific Options"; in category "General" enable "Exclude from Build".
- 4. First we have to change function "I2CA_Init()". Add new code to initialize registers I2CFFTX and I2CFFRX at the end of this function directly in front of the last code line to take the I2C out of reset:
 - For register I2CFFTX:
 - First reset the whole register to zero.
 - Next, set the transmit interrupt level (bit field TXFFIL) to zero.
 - Enable the FIFOs (bit I2CFFEN).
 - Enable the FIFO-transmit support (bit TXFFRST)
 - For register I2CFFRX:
 - First reset the whole register to zero.
 - Next, set the receive interrupt level (bit field RXFFIL) to 2, because we will receive a 2 byte temperature message from the TMP100.
 - Enable the FIFO-receiver support (bit RXFFRST)
- 5. Change the code in function "main()". Before we enter the endless while(1)-loop, we already have some lines to address the TMP100 configuration register. This command consists of a 2-byte message from the F2833x to the TMP100. In Lab12_2 we first wrote byte "POINTER_CONFIGURATION" into register I2CDXR, then we waited until the first byte had been transmitted, before we wrote the next byte "0x60" (12-bit resolution mode) into register I2CDXR. For now, since we have enabled the transmit FIFO, there is no need to wait. We can write the two bytes directly one after another:

```
I2caRegs.I2CCNT = 2;
I2caRegs.I2CDXR = POINTER_CONFIGURATION;
I2caRegs.I2CDXR = 0x60;
I2caRegs.I2CMDR.all = 0x6E20;
```

6. In Lab12_2 we read at the end of the while(1)-loop the temperature value from TMP100 in a 2-byte sequence. First we waited until the first byte was received (register I2CSTR bit RRDY), then we copied the information into variable "temperature" and finally we waited for another RRDY flag before we read the remaining byte and added it to "temperature". For the new lab 12_3 we initialized the receive FIFO to set the interrupt flag "RXFFINT" after 2 bytes have been received. Using this new flag we can simplify the wait construction to a single line and read the two temperature bytes directly one after another:


```
while(I2caRegs.I2CFFRX.bit.RXFFINT == 0);
I2caRegs.I2CFFRX.bit.RXFFINTCLR = 1;
temperature = I2caRegs.I2CDRR << 8; //read upper 8 Bit
(integers)
temperature += I2caRegs.I2CDRR; //add lower 8 Bit
(fractions)
```

Build, Load and Run

7. Click the "Rebuild All" button or perform:

Project → Build,
File → Load Program
Debug → Reset CPU
Debug → Restart
Debug → Go main
Debug → Run(F5)

8. Open a watch window and enter variable "temperature". With a left mouse click in "radix" column of the watch window change the radix to "qvalue", "SelectQ", "Q-Value-Index" = 8. Right mouse click into the watch window and select "Refresh":



Variable "temperature" should display the current ambient temperature with a resolution of 1/16 °C (the example above shows 27.1875 °C).

Lab Exercise 12_4

Objective

As a last laboratory exercise we will use the I2C-interrupt system to start "follow-up" - activities. You might have noticed that in "Lab12_1.c" to "Lab12_3.c" we used while-loops to wait until the I2C-interface had finished previous parts of a data frame. This was simple and easy; but we wasted CPU performance with this technique. Now we will activate interrupt services to replace such while-loops.

The I2C interface has two groups of interrupts, (1) basic interrupts, described in Slide 12-13 and (2) FIFO-interrupts. Basic Interrupts are wired to Peripheral Interrupt Expansion (PIE) 8.1; FIFO - Interrupts are wired to PIE 8.2

Procedure

Open Project, Modify Source File

- 1. If not still open from Lab12_3, re-open project Lab12.pjt in C:\DSP2833x\Labs.
- 2. Open file "Lab12_3.c" and save it as "Lab12_4.c"
- 3. Remove file "Lab12_3.c" from project and add "Lab12_4.c" to it. Note: optionally you can also keep "Lab12_3.c" in the project, but exclude it from build. Use a right mouse click on file "Lab12_3.c", select "File Specific Options"; in category "General" enable "Exclude from Build".
- 4. First we have to change function "I2CA_Init()". Since we will use the RXFIFO interrupt after receiving two temperature bytes from the TMP100, we have to enable this interrupt source. Add the following line:

I2caRegs.I2CFFRX.bit.RXFFIENA = 1;

As a basic I2C-interrupt we will use the "Access Ready" - signal (ARDY), which is generated, when the first two bytes of the "TMP100 Read Timing" I2C - data frame (see Slide 12-31) are transmitted. Add the following line:

I2caRegs.I2CIER.bit.ARDY = 1;

5. In "main()", before we enter the endless while(1)-loop we have to enable two more PIE - interrupt lines for I2C-basic (8.1) and I2C-receiver-FIFO (8.2):

```
PieCtrlRegs.PIEIER8.bit.INTx1 = 1; // i2c - basic
PieCtrlRegs.PIEIER8.bit.INTx2 = 1; // i2c - FIFO
```

Also, the register IER must now allow lines INT1 and INT8:

```
IER |=0x81;
```

In Lab12_3.c we used only one interrupt source, CPU-Timer 0. Now we have three, which requires that we load two more addresses of interrupt service routines into the PieVectTable. At the appropriate spot, add:

```
PieVectTable.l2CINT2A = &i2c_fifo_isr;
PieVectTable.l2CINT1A = &i2c_basic_isr;
```

- 6. Change the type of variable "temperature" from a local variable in "main()" to a global variable.
- 7. At the beginning of "Lab12_4.c", add two prototypes for new interrupt service routines:

```
interrupt void i2c_fifo_isr(void);
interrupt void i2c basic isr(void);
```

- 8. At the end of "Lab12_4.c" add a new interrupt function "i2c_fifo_isr()". There are two possible interrupt sources, a receiver FIFO-level and a transmitter FIFO-level interrupt. We will use the receiver FIFO only. However, it is good practice to verify which one of the two sources is active. In case the receiver interrupt is active, we will find bit "RXFFINT" is set. We will use this bit in an if-condition to perform the following activities:
 - Read two times the I2CDRR register to get the temperature values
 - Clear the RXFFINT flag by setting bit RXFFINTCLR
 - Acknowledge the PIE Interrupt of PIE group 8.

The code in this interrupt service should look like:

9. At the end of "Lab12_4.c" add a new interrupt function "i2c_basic_isr()". This function is shared between all basic I2C - interrupt sources. Register "I2CISRC" (see Slide 12-15) contains a code number for the current source of the interrupt. Although we have enabled only 1 of these basic interrupts (ARDY), it is good practice and will be very important later, when you enable more than one basic source, to make a local copy of this register. The reason is that the first read of this register will clear it automatically.

In Lab12_4 we wait for ARDY (code number 3, see Slide 12-15), which is set after the first two bytes of the "TMP100 Read Timing" (Slide 12-31) are transmitted. At this moment we have to switch I2C from Master-Transmitter into Master-Receiver via register I2CMDR. Since the TMP100 will send two temperature bytes, we also set register I2CCNT = 2.

The whole body of function "i2c_basic_isr()" should look like:

10. In the endless while(1) - loop of "main()", remove the wait construction, which waits until bit "ARDY" is set.

After that line, remove also the code to initialize registers I2CCNT and I2CMDR. We moved this code in procedure step 9 into interrupt service routine "i2c_basic_isr()", which is now called automatically by ARDY.


Remove also the following lines, where we waited until bit "RXFFINT" was set and the lines to read the temperature values. We moved this code in procedure step 8 into interrupt service routine "i2c_fifo_isr()". This function is now called automatically after two bytes have been received (RXFFINT).

Build, Load and Run

11. Click the "Rebuild All" button or perform:

Project → Build,
File → Load Program
Debug → Reset CPU
Debug → Restart
Debug → Go main
Debug → Run(F5)

12. Open a watch window and enter variable "temperature". With a left mouse click into column "radix" of the watch window change the radix to "qvalue", "SelectQ", "Q-Value-Index" = 8. Right mouse click into the watch window and select "Refresh":



Variable "temperature" should display the current ambient temperature with a resolution of 1/16 °C (the example above shows 27.1875 °C).