

# High stability current supply design for atomic resolution electron microscopy

Maryam M. Motamedi<sup>a)</sup> and Michael S. Isaacson

University of California at Santa Cruz, Jack Baskin School of Engineering,

Department of Electrical Engineering, Santa Cruz, CA 95064, USA

a) [motamedi@soe.ucsc.edu](mailto:motamedi@soe.ucsc.edu)

**Abstract:** An integrated ultra stable current supply architecture for use in atomic resolution electron microscopy has been proposed, designed, and simulated. The system is designed to have an overall stability of .01 ppm/°C, with similar stability for 20% changes in line voltage, and a drift in current of approximately  $6 \times 10^{-10} \text{ min}^{-1}$ , all at 1 A output current.

**Keywords:** electron microscopy, high stability current supplies

**Classification:** Integrated circuits

## References

- [1] O. L. Krivanek, M. F. Chisholm, V. Nicolosi, T. J. Pennycook, G. J. Corbin, N. Dellby, M. F. Murfitt, C. S. Own, Z. S. Szilagy, M. P. Oxley, S. T. Pantelides, and S. J. Pennycook, "Atom-by-atom structural and chemical analysis by annular dark field electron microscopy," *Nature*, vol. 464, pp. 571–574, 2010.
- [2] O. L. Krivanek, G. J. Corbin, N. Dellby, B. F. Elston, R. J. Keyse, M. F. Murfitt, C. S. Own, Z. S. Szilagy, and J. W. Woodruff, "An electron microscope for the aberration-corrected era," *Ultramicroscopy*, vol. 108, pp. 179–195, 2008.
- [3] LTM8048 - 3.1VIN to 32VIN Isolated  $\mu$ Module DC/DC Converter with LDO Post Regulator. [Online] <http://www.linear.com/product/LTM8048>
- [4] V. Gupta, G. A. Rincon-Mora, and P. Raha, "Analysis and design of monolithic, high PSR, linear regulators for SoC applications," *Proc. IEEE Int. System on Chip (SOC) Conference*, Santa Clara, USA, pp. 311–315, 2004.
- [5] G. A. Rincon-Mora, *Current efficient, low voltage, low drop-out regulators*, Published Ph.D. thesis, Georgia Institute of Technology, pp. 1–17, 1996.

## 1 Introduction


With the advent of aberration corrected electron microscopes over the last half-decade and the quest for spatial resolution of atom dimensions (.05 nm) [1], the need for ultra stable current supplies for the magnetic lenses generally used to focus electrons becomes paramount. To reach the goal of 0.05 nm spatial resolution, the stability of the current in the final focusing

electron lenses needs to be at least 0.01 ppm over many minutes and per degree C around room temperature. This is an order of magnitude better than the current supplies presently being used [2]. The current supply that will be described here must supply the coils of a multipolar magnet with the current necessary to generate the desired focusing magnetic field; this magnetic field must have better than 0.01 ppm stability over a wide range of temperature and input voltage variations. Linear current regulator supplies can fulfill these specifications but their low efficiency would increase the temperature inside the rack of power supplies such that current stability would be difficult to maintain because the control circuitry is thermally sensitive. Switch-mode current supplies have high efficiency, but their inherently noisy performance is incompatible with our stability requirements. Hence, in this paper the mixed linear-switch mode topology shown in Figure. 1 is proposed that combines the efficiency of switch mode regulator power supplies with the stability of linear regulator supplies.

## 2 Circuit analysis and design

The system was simulated using the standard Microsim PSPICE, using a  $0.5\ \mu\text{m}$  bipolar, CMOS, and DMOS (BCD) technology. The proposed block diagram of the current supply is shown in Fig. 1. The proposed load for this design is an inductor in the range of 10 mH to 10,000 mH with an Electrical Series Resistance (ESR) in the range of 1 to 5 ohms. No capacitance has been assumed in this simulation.

The system shown in Figure 1 is the proposed architecture of a linear mode (Current Regulator) and switch mode (Hysteretic Regulator) combination used to create a stable current. The Bandgap Voltage Reference Complex provides an ultra stable 600 mV reference voltage ( $0.003\ \text{ppm}/^\circ\text{C}$ )



**Fig. 1.** The complete block diagram of the proposed mixed-mode current supply.

to the amplifier A1 of the Current Regulator. The Primary Bandgap Voltage reference is a second order system where the non-linearity of the reference voltage to temperature variations is, to a large degree, corrected. In order to keep the 600 mV reference voltage as stable as possible, regardless of the input supply variations, the Primary Bandgap Voltage Reference is, first, isolated from the input supply by an internal LDO which creates a low voltage supply for the internal circuitries, including the Secondary Bandgap Voltage Reference and the amplifier A4. The Secondary Bandgap Voltage Reference and A4, in turn, power up the Primary Bandgap Voltage Reference.

The 600 mV is converted to a current by the relation:

$$I = V_{600\text{ mV}}/R1 \quad (1)$$

In order to minimize the heat generation that can jeopardize the ultimate stability of the load current, the differential drain to source voltage of transistor M1 must be minimized as much as possible. Consequently, the Hysteretic Regulator steps down the input voltage until a 200 mV drain to source voltage across M1 is set. The Linear Regulator filters the noisy output of the Hysteretic Regulator as shown in Figure 2. Since the voltage across different loads can change, the output of the Hysteretic Regulator must adapt accordingly by varying its reference voltage. The reference voltages of the Hysteretic and Linear Regulators are driven by the output of an outer feedback control loop. The output of the Voltage Adjust Circuitry corrects until 800 mV is set at the drain of transistor M1. Consequently, the Hysteretic Regulator output adapts automatically to the load following the equation:

$$V_{sw} = V_{\text{Primary BG}} + V_{M1 (\text{drain\_source})} + R_{\text{Load}}I_{\text{Load}} + V_{M2 (\text{drain\_source})} \text{ with } I_{\text{Load}} = V_{\text{BG}}/R1 \quad (2)$$

MOSFETs M1 and M2 operate as linear regulators with drain-to-source voltages of only 200 mV, as shown in Figure 1, resulting in a highly efficient power supply. For this design, the following specifications were considered:

1. Input Voltage:  $V_{\text{in(max)}} = 20\text{ V}$       $V_{\text{in(min)}} = 4\text{ V}$ ;
2. Output Voltage:  $V_{\text{out(max)}} = 19\text{ V}$       $V_{\text{out(min)}} = 1\text{ V}$ ;
3. Load Current: 1 A.

The other advantage of using the Voltage Adjust Circuitry as a control element is an increase of the output impedance of the Current Regulator by the open loop gain of amplifier A3. This combination of switch mode power supplies with linear mode power supplies, results in better thermal and noise performance, and has been attempted before in such state of the art designs for stable voltage sources as the LTM8048 from Linear Technology Corporation [3]. In the particular architecture for this design, the input voltage is, with high efficiency ( $< 95\%$ ), stepped down until the drain of transistor M1 is regulated at 800 mV. Unlike conventional Pulse Width Modulators, where


the frequency is fixed, in Hysteretic Regulators the frequency is varied to obtain the desired output voltage. The switching frequency can be quantified through the following design equation:

$$\text{Frequency}_{(\text{Hysteretic\_Regulator})} = \frac{2I_{\text{out}} \left( \frac{I_{\text{peak\_PFM}}}{2} - I_{\text{out}} \right)}{I_{\text{peak\_PFM}} \times V_R \times C_{\text{out}}} \quad (3)$$

where  $I_{\text{peak\_PFM}}$  is the inductor peak current and it is set to 4 A,  $V_R$  is the output peak to peak ripple of the hysteretic regulator which is set to be around 50 mV, and  $C_{\text{out}}$  is the output capacitor with a value of 800  $\mu\text{F}$ . The design equation indicates a switching frequency of 12.5 KHz at an output current of 1 A. The Linear Regulator (A2, M2) filters the ripple generated by the Hysteretic Regulator, as shown in Figure 2, by the following relationship [4]:

$$V_{\text{out\_ripple}} = \frac{\frac{R_{\text{drain\_source\_M2}}}{A_{2(s)}\beta}}{R_{\text{drain\_source\_M2}} + \frac{R_{\text{drain\_source\_M2}}}{A_{2(s)}\beta}} V_{\text{in\_ripple}} \approx \frac{1}{A_{2(s)}\beta} V_{\text{in\_ripple}} \quad (4)$$

where  $R_{\text{drain\_source\_M2}}$  is 25 ohms,  $A_{2(s)}$  is the open loop gain of the wide band amplifier A2 at 12.5 KHz which is about 800 V/V, and  $\beta$  is the feedback factor that is unity.



**Fig. 2.** Output of the Hysteretic Regulator on the top and output of the Linear Regulator on the bottom.

The ripple at the output of the Linear Regulator will be 62.5  $\mu\text{V}$ . The ripple current generated through the load can be quantified by the following relationship:

$$I_{\text{ripple}} = \frac{V_{\text{out\_ripple}}}{\text{Output Impedance}} = \frac{V_{\text{out\_ripple}}}{R_{\text{drain\_source\_M1}} * (1 + A_{1(s)}) * A_{3(s)}} \quad (5)$$

where  $R_{\text{drain\_source\_M1}}$  is 25 ohms,  $A_{1(s)}$  is the open loop gain of amplifier A1 at 12.5 KHz which is about 3.16 dB, and  $A_{3(s)}$  is the open loop gain of

amplifier A3 at 12.5 KHz which is 40 dB. Consequently, the ripple current has been attenuated to a value of only 2.5 nA. If the input voltage to the system changes from 4 V to 20 V the load current will change by

$$\Delta I_{\text{LOAD}} = \frac{\Delta V_{\text{DC}}}{R_{\text{drain\_source\_M1}} * (1 + A1_{\text{DC}}) * A3_{\text{DC}}} \quad (6)$$

where  $A1_{\text{(DC)}}$  is the low frequency open loop gain of amplifier A1 which is 80 dB, and  $A3_{\text{(DC)}}$  is the low frequency open loop gain of amplifier A3 that is 100 dB. The current change through the load as the result of this voltage variation will be 0.64 nA. Since the Secondary Bandgap Voltage Reference and A4 power up the Primary Bandgap Voltage Reference, the Power Supply Rejection Ratio (PSRR) of the complex is given by [5]:

$$\text{PSRR}_{\text{COMPLEX}} = \text{PSRR}_{\text{LDO}} * \text{PSRR}_{\text{Secondary Bandgap}} * \text{PSRR}_{\text{Primary Bandgap}} \quad (7)$$

where the low frequency  $\text{PSRR}_{\text{LDO}}$  is 60 dB,  $\text{PSRR}_{\text{Secondary Bandgap}}$  is 60 dB, and  $\text{PSRR}_{\text{Primary Bandgap}}$  is 80 dB. The output voltage change as the result of DC input supply changes will then be:

$$\Delta V_{600 \text{ mV}} = \frac{\nabla V_{\text{in}}}{\text{PSRR}_{\text{COMPLEX}}} = \frac{16 \text{ V}}{200 \text{ dB}} = 1.6 \text{ nV} \quad (8)$$

### 3 Simulation results

According to the simulation results, the temperature stability of the load current is best between temperatures of 19°C to 22.5°C as shown in Figure 3 for the loads described in section 2. The temperature coefficient (TC) can be expressed by the following relationship:


$$\text{TC}_{\text{ref}} = \frac{1}{\text{Reference}} * \frac{\Delta \text{Reference}}{\Delta \text{Temperature}} = \frac{1}{1 \text{ A}} \frac{5 \text{ nA}}{2.5^\circ \text{C}} = 3.33 \text{ nA}/^\circ \text{C} \quad (9)$$

The effects of line regulation, temperature dependence can be summed up into one specification, the stability. Stability refers to total current variation and can be described by the total current variation shown in the following equation:

$$\text{Stability}(\text{ppm}) = \frac{I_{\text{ripple}} + \Delta I_{\text{LOAD}} + \frac{\Delta V_{600 \text{ mV}}}{600 \text{ m}\Omega} + \text{TC}_{\text{ref}} * \Delta T}{1 \text{ A}} * 10^6 \quad (10)$$

and this leads to a stability of 0.013 ppm at temperatures of 19°C to 22°C and  $\Delta V_{\text{LINE}}$  of 4 V to 20 V.

The proposed architecture keeps the power loss at minimum (thus minimum heat production) by keeping the voltage drops across the linear power devices at 200 mV. The Linear power devices (M1 and M2) in this system are forced to operate with drain to source voltages of only 200 mV, and the hysteretic regulator operates with 95% efficiency. The proposed system has the temperature stability of 0.013 ppm at the temperature of 19°C to 22°C. However, in the case that the system is enclosed in the typical SOIC-8 package, the stability of 0.013 ppm at room temperature is not achievable due to a temperature rise of 22.5°C at 1 Amp output current. If such a package



**Fig. 3.** Temperature dependence of the output current from the entire circuit showing a current stability of 0.01 ppm/°C in the range of 20.5 plus/minus 1 degree.

is used, this temperature rise could be compensated by enclosing the entire system in a temperature controlled environment, since a temperature control of only plus or minus 1.0°C is needed.

#### 4 Conclusions

The proposed architecture shown in Fig. 1 plays a fundamental role in the success of this design. It combines the benefits of a linear system and a switching system to achieve the optimal conditions of a combined system. It minimizes the heat generation by using the switching method for stepping the voltage down and allows, but uses a manageable degree of heat generation. Then, the linear mode regulator filters the noise with the lowest amount of heat loss possible. The key properties of the current supply system such as its power supply rejection ratio, output impedance, linearity, and noise suppression are further enhanced by the open loop gain ( $A_{3(s)}$ ) of the voltage adjust circuitry that is 80 dB in this design. The stability of the current is ultimately based upon the stability of the bandgap reference voltage complex. The proposed bandgap reference complex provides the 0.01 ppm/°C stability required for a highly stable voltage within the temperature range of 19.0°C to 22.0°C, where the current supply will be implemented. For higher power loads, where higher voltages are required, this particular architecture can be used with the exception that the power transistors must have higher voltage ratings. For that design, the switching transistors in the Hysteretic Regulator Complex and transistors M1 and M2 must be high voltage transistors. On all BCD processes, the availability of DMOS transistors will simplify this architectural modification.