

# 偉詮電子股份有限公司 Weltrend Semiconductor, Inc.

# WT751002 PC POWER SUPPLY SUPERVISOR Data Sheet

**REV. 1.00** 

August 20, 2002

The information in this document is subject to change without notice. ©Weltrend Semiconductor, Inc. All Rights Reserved.



#### **GENERAL DESCRIPTION**

The WT751002 provides protection circuits, power good output (PGO), fault protection latch (FPL\_N), and a protection detector function (PDON\_N) control. It can minimize external components of switching power supply systems in personal computer.


The Over Voltage Detector (OVD) monitors 3.3V, 5V, 12V input voltage level. The Under Voltage Detector (UVD) monitors 3.3V, 5V input voltage level. When OVD or UVD detect the fault voltage level, the FPL\_N is latched HIGH and PGO go low. The latch can be reset by PDON\_N goo HIGH. There is 2.4 ms delay time for PDON N turn off FPL N.

When OVD and UVD detect the right voltage level, the power good output (PGO) will be issue.

### **FEATURES**

- The Over Voltage Detector (OVD) monitors 3.3V, 5V, 12V input voltage level.
- The Under Voltage Detector (UVD) monitors 3.3V, 5V input voltage level.
- Both of the power good output (PGO) and fault protection latch (FPL\_N) are Open Drain Output.
- 75 ms time delay for UVD.
- 300 ms time delay for PGO.
- 38 ms for PDON\_N input signal De-bounce.
- 73 us for internal signal De-glitches.
- 2.4 ms time delay for PDON\_N turn-off FPL\_N.

### PIN ASSIGNMENT AND PACKAGE TYPE



#### **PIN DESCRIPTION**

Pin No.	Pin Name	TYPE	Description
1	PGI	I	power good input pin
2	GND	Р	Ground
3	FPL_N	0	fault protection latch output pin(open drain output)
4	PDON_N		protection detector function ON/OFF control input pin
5	V33		3.3V input pin
6	V5	ı	5V input pin
7	VCC		Supply voltage / 12V input pin
8	PGO	0	power good output pin(open drain output)




## **FUNCTION TABLE**

PGI	PDON_N	UV	OV	FPL_N	PGO
< 0.95V	L	no	no	L	L
< 0.95V	L	no	yes	Н	L
< 0.95V	L	yes	no	L	L
0.95 < PGI < 1.2	L	no	no	L	L
0.95 < PGI < 1.2	L	no	yes	Н	L
0.95 < PGI < 1.2	L	yes	no	Н	L
PGI > 1.2	L	no	no	L	Н
PGI > 1.2	L	no	yes	Н	L
PGI > 1.2	L	yes	no	Н	L
X	Н	X	X	Н	L

x = don't care

## **BLOCK DIAGRAM**





## RECOMMENDED OPERATING CONDITIONS

Par	Conditions	Min.	Тур.	Max.	Unit	
Supply voltage, VCC	Supply voltage, VCC			12	15	V
Input voltage	PDON_N, V5, V33, PGI				7	V
Output voltage	FPL_N				15	V
	PGO				7	V
Operating temperature			-40		125	$^{\circ}\!\mathbb{C}$
Output sink current	FPL_N				30	mA
	PGO				10	mA
Supply voltage rising time			1			ms

# **ELECTRICAL CHARACTERISTICS**, at Ta=25°C and V<sub>CC</sub>=5V.

**Over Voltage Detection** 

over vertage percentage								
Parameter	Condition	Min.	Тур.	Max.	Unit			
Over voltage threshold	Over voltage threshold V33			3.9	4.1	V		
	V5		5.7	6.1	6.5	V		
	Vcc / V12		12.8	13.4	13.9	V		
I <sub>LEAKAGE</sub> Leakage current (F	V(FPL_N) = 5V		5		uA			
V <sub>OL</sub> Low level output voltage	I <sub>sink</sub> 10mA		0.3		V			
		I <sub>sink</sub> 30mA		0.7		Ī		

# PGI and PGO

Parameter	Condition	Min.	Тур.	Max.	Unit	
Under voltage threshold	V33		2.0	2.2	2.4	V
	V5		3.3	3.5	3.7	V
Input threshold voltage(PGI)	PGI1	1.16	1.20	1.24	V	
		PGI2	0.90	0.95	1.00	
I <sub>LEAKAGE</sub> Leakage current(P	PGO = 5V		5		uA	
V <sub>OL</sub> Low level output vol			0.4		V	

# PDON\_N

Parameter	Condition	Min.	Тур.	Max.	Unit
Input pull-up current	PDON_N= 0V		150		uA
High-level input voltage		2.4			V
Low-level input voltage				1.2	V

### **TOTAL DEVICE**


Parameter	Condition	Min.	Тур.	Max.	Unit
Icc Supply current	PDON _N= 5V			1	mA
Vcc low voltage		·	3	·	V

## SWITCHING CHARACTERISTICS, Vcc=5V

	Parameter	Condit	ion		Min.	Тур.	Max.	Unit
t <sub>db1</sub>	De-bounce time (PDON_N)				32	38	61	mS
t <sub>dleay1</sub>	Delay time (PGI to PGO)				200	300	490	mS
t <sub>db2</sub>	De-bounce time (PDON_N)				32	38	61	mS
$t_g$	De-glitch time				63	73	120	uS
t <sub>delay2</sub>	PDON_N to FPL_N delay time				t <sub>db2</sub> +2.0	t <sub>db2</sub> +2.4	t <sub>db2</sub> +3.8	mS
t <sub>delay3</sub>	Internal UVD delay time	FPL_N go	low	&	65	75	122	mS
		every time 0.95V	PGI	>				




## **APPLICATION CIRCUIT**






## **APPLICATION TIMMING**


# 1.) PGI (UNDER\_VOLTAGE):








# 2.) V33, V5 (UNDER\_VOLTAGE):







# 3.) V33, V5, V12 (OVER\_VOLTAGE):

