

**ECE 385**  
Fall 2022  
Experiment #7

**Lab 7**  
VGA Text Mode Controller with Avalon-MM Interface

Haocheng Yang((hy38)  
Yicheng Zhou(yz69)

## **Introduction:**

- a.) In this lab we designed a rudimentary graphic card to store colors and display texts to the screen, the color and the text is controlled by C code.

For Lab 7.2, the VRAM is upgraded to on-chip-memory, which gives us much more space. Thus, we expended the text string data and enable it to choose its foreground color and background color from a 16-color pallet, which can be updated via C code. The text can also be controlled by C code.

- b.) Compared to the design in Lab 6.2, the designed in Lab 7 is more software based. In other word, the content displayed by lab 6.2 design is logic based, and can not be changed in runtime. Any modification needs to happen on a hardware level. While the design in Lab 7 is software based and the content displayed can be modified on runtime and is controlled by C code.

## **Written Description of Lab 7 System:**

- a.) Week 1 (Monochrome Text Display)

1. For Lab 7.1, the VRAM is implemented as registers thus resulting in extremely long compilation time. The functionality is limited by routing and number of registers; thus, it can only display a single foreground color and a single back ground color for any given frame. The text displayed is unlimited. For Lab 7.2, the VRAM is upgraded to on-chip-memory, which gives us much more space. Thus, we expended the text string data and enable it to choose its foreground color and background color from a 16-color pallet, which can be updated via C code. The text can also be controlled by C code.
2. The VGA controller is synchronous with the processor clock, however, the onboard pixel clock is at 50% clock speed. The controller generates the horizontal sync and vertical sync signals. It also generates the blanking interval indicator. To aid the frame generation at the interface, it also generates a DrawX

& DrawY coordinate for pixel positioning. This module only takes the RGB values generated at processor for each pixel.

3. Data “Latches” are used to implement read/write operation of the registers. Due to VGA wiring can only take 8-bit data, thus data latches are used to read/write 32-bit (4x8). The latches are written when loading from vram with the address from processor, which returns 4 bytes(words).
4. Each character is stored in an 8-bit format, 7 bits if for the indexing for font-rom, which takes in index and translate it into 8x16 pixels maps. 1 bit is to indicate if the character’s color is inverted. An additional register is used to store the global foreground and background color’s RGB values. On a hardware level, the address of each pixel is determined as follows. First we get the column coordinate from DrawX and row coordinate from DrawY. Using  $(Col+Row*80)/4$  we can determine the address for the register in which the current character is stored, and then using  $(Col+Row*80)$  we have the current character. Using the first 2 bits of the current character we can determine the specific bits inside the register the data for the character is stored, which is an 8-bit value. The first 7 of which is the font-rom index mentioned before and the 8 bit is the invert indicator.
5. The format of the control register is as follows:

[[31-25] [24-21] [20-17][16-13][ 12-9][ 8-5 ][ 4-1 ][ 0 ]  
[[RS]][FGD\_R][FGD\_G][FGD\_B][BKG\_R][BKG\_G][BKG\_B][Rs]

Each color is stored as 12bits data, 4 bit for RGB each. When the font-rom return is 0 and the invert-indicator is 0 or the font-rom return is 1 and the invert-indicator is 1, the interface will send the background colors’ RGB values to the controller, else it will output the foreground colors’ RGB values to the controller.

## b.) Week 2 (Color Text Display)

1. To upgrade from monochrome display to color display, a few hardware changes have to be implemented. First we implemented the 16 color pallet using registers for fast accessing. Then we changed the data structure for the characters to 16-bit, 4bit is for the pallet index for foreground and 4bit for the pallet index for background, 1 bit for invert indicator and 7 bit for font-rom index. Due to the expression of data size, the previous register based vram implementation is no longer feasible. Thus an on-chip-memory based vram is implemented using Quartus IP. A 2 parallel R/W port ram, which is then instantiated in the control interface.


2. Modifications of platform designer IP:

The platform designer of lab 71 and 72 are shown below:


Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
✓		clk_0	Clock Source	clk	exported					
		clk_in	Clock Input	reset						
		clk_in_reset	Reset Input	reset						
		clk	Clock Output	reset	clk_0					
		clk_reset	Reset Output	reset						
✓		aios2_gen2_0	Mios II Processor							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		data_master	Avalon Memory Mapped Master	reset						
		instruction_master	Avalon Memory Mapped Master	reset						
		irq	Interrupt Receiver	reset						
		debug_reset_request	Reset Output	reset						
		debug_mem_slave	Avalon Memory Mapped Slave	reset						
		custom_instructi...	Custom Instruction Master	reset						
✓		onchip_memory2_0	On-Chip Memory (RAM or ROM) I...							
		clk	Clock Input	reset	clk_0					
		sl	Avalon Memory Mapped Slave	reset						
		reset	Reset Input	reset						
✓		leds_pio	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		sdram	SDRAM Controller Intel FPGA IP							
		clk	Clock Input	reset	sdram_p...					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		write	Conduit	reset						
✓		sdram_pll	ALTFLL Intel FPGA IP							
		inclk_interface	Clock Input	reset	clk_0					
		inclk_interface_...	Reset Input	reset						
		pll_slave	Avalon Memory Mapped Slave	reset						
		c0	Clock Output	reset						
		sdram_clk	System IP Peripheral Intel FP...	reset						
✓		sysid_gsys_0	System IP Peripheral Intel FP...							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		control_slave	Avalon Memory Mapped Slave	reset						
✓		key	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		jtag_uart	JTAG UART Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		avalon_jtag_slave	Avalon Memory Mapped Slave	reset						
		irq	Interrupt Sender	reset						
✓		keycode	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		usb_irq	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		usb_gpx	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		usb_rst	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		hws_digite_pio	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		external_connection	Conduit	reset						
✓		timer_0	Interval Timer Intel FPGA IP							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		sl	Avalon Memory Mapped Slave	reset						
		irq	Interrupt Sender	reset						
✓		api_0	SPI (3 Wire Serial) Intel FPG...							
		clk	Clock Input	reset	clk_0					
		reset	Reset Input	reset						
		api_control_port	Avalon Memory Mapped Slave	reset						
		irq	Interrupt Sender	reset						
		external	Conduit	reset						
✓		vga_text_mode_c...	VGA_text_mode_controller							
		CLK	Clock Input	reset	sdram_p...					
		RESET	Reset Input	reset						
		avl_slave	Avalon Memory Mapped Slave	reset						
		vga_port	Conduit	reset						

Platform designer for lab71






Top level rtl diagram.



RTL Diagram for lab7.1



RTL Diagram for lab7.2

## Module Descriptions

### 1.) vga\_text\_avl\_interfave.sv:

Inputs: CLK, RESET, AVL\_READ, AVL\_WRITE, AVL\_CS, [3:0] AVL\_BYTE\_EN, [11:0] AVL\_ADDR, [31:0] AVL\_WRITEDATA.

Outputs: hs, vs, [3:0] red, green, blue, [31:0] AVL\_READDATA.

Description: the Avalon interface -mm. where VRAM are instantiated, and the hardware-based processor.

Purposes: this module takes in signals from Avalon interface, vram and rom to calculate the correct output to vga controller. This is also the gateway to and from the on-chip memory.

### 2.) VGA\_controller.sv

Inputs: clk, Reset

Outputs: hs, vs, pixel\_clk, blank, sync, [9:0] DrawX, [9:0] DrawY



Description: this is the VGA controller which sends signals through VGA port to the monitor.

Purpose: This is the module which determines the boundary of the screen, with it's on board clock, generates the pixel clock. It also generates the horizontal and vertical sync.

### 3.) Lab7.sv:

Inputs: MAX10\_CLK1\_50, [1:0] KEY, [9:0]SW, [15:0]DRA,\_DQ, [15:0] ARDUINO\_IO, Arduino\_reset\_n.

Outputs: [9:0] LEDR, [7:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, DRAM\_CLK, DRAM\_CKE, [12:0] DRAM\_ADDR, [1:0] DRAM\_BA, DRAM\_LDQMM DRAM\_UDQM, DRAM\_CS\_N, DRAM\_WE\_N, DRAM\_CAS\_N, DRAM\_RAS\_N, VGA\_HS, VGA\_VS, [3:0]VGA\_R, [3:0]VGA\_G, [3:0] VGA\_B

Description: This is the top level entity of lab 7

Purpose: this calls on all other modules for functions and bridge data between other modules.

### 4.) HexDriver.sv:

Inputs: [3:0] In0

Outputs: [6:0] Out0

Description: This module converts 4bit-binry input and convert it to 7 bit for hex-display.

Purpose: This module converts 4bit binary numbers from registers into hexadecimal so LEDs can display outputs.

### 5.) font\_rom.sv:

Input: [10:0] addr

Outputs: [7:0] data

Description: this is the rom where the font data is stored.

Purpose: This module is where the font data is stored and be loaded by index when a character need to be printed.

### Document the design resources and statistics

LUT	3404
DSP	0
Memory(BRAM)	49792
Flip-flop	2747
Frequency	134.22Mhz
Static Power	96.18mW
Dynamic Power	0.82mW
Total Power	106.32mW

Table of data for lab 7.1

LUT	4534
DSP	0
Memory(BRAM)	142564
Flip-flop	2740
Frequency	134.92Mhz
Static Power	96.18mW
Dynamic Power	0.81mW
Total Power	106.22mW

Table of data for lab 7.2

The register vs on-chip memory implementation is that register have parallel read/write capability for every register simultaneously, meaning that all 602 register can be accessed at the same time, while the on-chip memory have only 2 channel, in our implementation both

channel are read/write capable, but we can also use a write only channel and read only channel. However, the trade off for register based designed is that it uses up a lot of internal wiring, leading to routing issue and extremely long compilation time, where on-chip memory, although not as fast, but saves a lot of resources on LUT.

## **Conclusion:**

We didn't encounter much difficulties on week 1, however, on lab2 we encountered many. First of which is that we tried to implement the on-chip memory with an sv file, but the compiler failed to recognize that, which led to multiple routing errors, we fix this issue using the altera IP GUI. Then we encountered many data format issues (due to this lab being written by 2 people) which only needed careful debugging. Then we encountered issue where while trying to write into the pallets, the both of the colors stored in the register got changed, which was solved by storing only 1 color in each register.

Extension for this lab is that we can store a sequence of images in format in the font\_rom and make animation work. Currently only menu for our final project need system from this lab, but further use might be developed.

Combined with the lecture and Q/A posted on the wiki page, the information given are sufficient. However I do think that the manual made us misjudge the difficulty and time required for lab 7.2