LED Driver (detailed operation of creating a new project instance)

The most important thing to learn FPGA knowledge is to master the basic theory and focus on practice and hands-on. The following will take LED driver as an example to write the basic process of FPGA development as detailed as possible and be familiar with using Quartus II software to understand and master these skills.

Speaking of LED drivers, those who learn electronics are no strangers. In my opinion, it is equivalent to the first program “Hello world!” compiled to introduce CS. Although it is simple, you can still learn a lot of basic knowledge from it. Usually, a certain current and voltage difference must pass through the LED’s two ends to make it emit light. It cannot be directly lit by connecting the power supply and ground at both ends, and a current limiting resistor needs to be added to control the current flowing through the LED to not be too large.

The following part is written with the development board of EP2C5Q208 as the basis, and some of the contents differ from the student board. Please make some changes as appropriate.

There are a total of 8 light-emitting diodes LED1-LED8 on the bottom plate of the Ruizhi FPGA development board (Note: 2 light-emitting diodes are on the core board)

LED1, LED2, and the bottom board LED1, LED2 are connected to the same FPGA pins, we first need to complete a task: Light the 8 LEDs at intervals. The hardware schematic diagram is as follows:



If you want to light up these LEDs, you only need to output a low-level “0” to the FPGA pin connected to it to achieve this function. If we use the continuous assignment statement assign to achieve, write the program code as follows:

```
module led_light(led);
output[7:0] led;
assign led=8'b10101010;
endmodule
```

Next, we will use this simple example to carry out the whole process of the new project, which is very valuable for complete beginners, and I hope everyone can master it proficiently!

Starting any design in Quartus II is a project. During the engineering design process, many files with the same name with different extensions will be generated, which are placed in the same folder for unified management. Therefore, different design projects are best placed in different folders. In this example, the folder D:\FPGA_study is established as the working library so that the relevant files in the design process can be stored here.

Start Quartus II

Double-click the Quartus II icon on the desktop or click the start button and select Quartus II 9 in the program menu to start Quartus II. It’s initial interface is shown in the figure



In the figure, click the left button under the File tab to open the menu shown in Figure 3, and click the new project wizard.

Click File->New project wizard.. to create a new project led_light





Click Next, go to the next step, enter the basic settings dialog box



Enter the address of the work library folder in the input box of the first column. The input box in the second column requires the name of the project to be entered. Generally, the name of the top-level file can be used as the project name. Here we write “led_light”. The input box of the third column requires the name of the top-level design file entity. In fact, you will find that when you write the second column, the system automatically completes the third column, which is also led_light. When finished, just click Finish.

Because the folder has not been created, Quartus II pops up a dialog box asking whether to create the desired folder, as shown in the figure.



Clicking Yes will bring up the window shown below. Click “Yes”



Because there is no specific design verilog file, let's click [next]

Select the FPGA device used and make some necessary configurations below. For example, the development board uses EP2C5Q208C8, click the menu Assignments->Device.., the following dialog box appears.



With several options for filtering, we can choose according to our own understanding, such as:

EP2C5Q208C8 belongs to Cyclone II system, select Cyclone II in Device Family;
EP2C5Q208C8 has a total of 208 pins and the Pin count is 208;
EP2C5Q208C8 device speed grade is 8, Speed grade choose 8;

At this time, the devices that meet the above conditions have been listed in the Available device list, then we select EP2C5Q208C8, click OK to confirm





Click File->New.. to create a new Verilog HDL source program file led_light.v under the project (or directly click the shortcut icon, as shown in the figure below), enter the source code and save it. A dialog box for saving will pop up, we found that the saved file directory is already under led_light, and the file name is also led_light.v by default, no need to change it, just save it.




Quartus II - D:/FPGA_study/led_light/led_light - led_light
led_light
2.保存
led_light.v*
Compilation Report
Files
led_light.v
1 module led_light(led);
2 output[7:0] led;
3 assign led=8'b10101010; //点亮全部8个led
4 endmodule
5
1.Verilog代码区
Hierarchy
Files
Design Units
Tasks
Flow: Compilation
Customize...
Task
Compile Design
Quartus II Tcl Console
tcl>
Type Message
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings
System
Processing (90)
Extra Info
Info (80)
Warning (7)
Critical Warning (3)
Error
Suppressed (6)
Flag
Message: 0 of 166
Location:
Locate
100%
00:00:08


另存为
保存在(I):
led_light
db
1.自动显示工程目录了
我最近的文档
桌面
我的文档
我的电脑
网上邻居
2.这个√打上，把
这个文件加入工程
文件名(N):
led_light
保存(S)
保存类型(T):
Verilog HDL Files (*.v *.vlg *.verilc
取消
Add file to current project


Quartus II - D:/FPGA_study/led_light/led_light - led_light
File Edit View Project Assignments Processing Tools Window Help
led_light
Project Navigator
Files
led_light.v
Hierarchy Files Design Units
Tasks
Flow: Compilation
Customize...
Task
Compile Design
led_light.v*
Compilation Report
点击 编译
1 module led_light(led);
2 output[7:0] led;
3 assign led=8'b10101010; //点亮全部8个led
4 endmodule
5
Quartus II Tcl Console
tcl>
Type Message
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings
System Processing (90) Extra Info Info (80) Warning (7) Critical Warning (3) Error Suppressed (6) Flag
Message: 0 of 166
Location:
Locate
100%
00:00:08


Quartus II - D:/FPGA_study/led_light/led_light - led_light
2.保存
1.Verilog代码区
1 module led_light(led);
2 output[7:0] led;
3 assign led=8'b10101010; //点亮全部8个led
4 endmodule
5
Quartus II Tcl Console
Type Message
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings


Quartus II - D:/FPGA_study/led_light/led_light - led_light
File Edit View Project Assignments Processing Tools Window Help
led_light
Project Navigator
Files
led_light.v
Hierarchy Files Design Units
Tasks
Flow: Compilation
Customize...
Task
Compile Design
led_light.v*
Compilation Report
点击 编译
1 module led_light(led);
2 output[7:0] led;
3 assign led=8'b10101010; //点亮全部8个led
4 endmodule
5
Quartus II Tcl Console
tcl>
Tcl Console
Type Message
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings
System Processing (90) Extra Info Info (80) Warning (7) Critical Warning (3) Error Suppressed (6) Flag
Message: 0 of 166
Location:
Locate
Messages
100%
00:00:08


Quartus II
Full Compilation was successful (18 warnings)
OK


Quartus II - D:/FPGA_study/led_light/led_light - led_light
编译报告区
Quartus II Tcl Console
错误及警告信息提示区
Type Message
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings


Assignments
Processing
Tools
Window
Help
Device...
Settings... Ctrl+Shift+E
TimeQuest Timing Analyzer Wizard...
Assignment Editor Ctrl+Shift+A
Pin Planner Ctrl+Shift+N
Remove Assignments...
Back-Annotate Assignments...
Import Assignments...
Export Assignments...
Assignment Groups...
LogicLock Regions Window Alt+L
Design Partitions Window Alt+D


Pin Planner - D:/FPGA_study/led_light/led_light - led_light
File Edit View Processing Tools Window Help
Groups
Named: *
Node Name
led[7..0]
led[7]
led[6]
led[5]
led[4]
led[3]
led[2]
led[1]
led[0]
Top View
Wire Bond
Cyclone II
EP2C5Q208C8
Named: * Edit: PIN_142 Filter: Pins: all
Node Name | Direction | Location | Reserved | I/O Bank | VREF Group | I/O Standard | Current Strength
led[7] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[6] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[5] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[4] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[3] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[2] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[1] | Output | | | | | 3.3-V LV...default) | 24mA (default)
led[0] | Output | PIN_142 | | 3 | B3_N0 | 3.3-V LV...default) | 24mA (default)
<<new node>>
分配引脚，这里仅输了一个，按照
开发板硬件依次设好，然后直接关
All Pins
0% 00:00:00


Assignments
Processing
Tools
Window
Help
Device...
Settings...
Ctrl+Shift+E
TimeQuest Timing Analyzer Wizard...
Assignment Editor
Ctrl+Shift+A
Pin Planner
Ctrl+Shift+N
Remove Assignments...
Back-Annotate Assignments...
Import Assignments...
Export Assignments...
Assignment Groups...
LogicLock Regions Window
Alt+L
Design Partitions Window
Alt+D


Device
Select the family and device you want to target for compilation.
Device family
Family: Cyclone II
Devices: All
Target device
Auto device selected by the Fitter
Specific device selected in 'Available devices' list
Other: n/a
Show in 'Available devices' list
Package: Any
Pin count: 208
Speed grade: 8
Show advanced dev
HardCopy compatible only
Device and Pin Options...
2.点击进入设
Available devices:
Name
Core Voltage
LEs
User I/Os
Memory Bits
Embedded multiplier 9-bit elements
EP2C5Q208C8 1.2V 4608 142 119808 26 2
EP2C5Q208I8 1.2V 4608 142 119808 26 2
EP2C8Q208C8 1.2V 8256 138 165888 36 2
EP2C8Q208I8 1.2V 8256 138 165888 36 2
1.这里已经设置好了，不用改了
Migration compatibility
Migration Devices...
0 migration devices selected
Companion device
HardCopy:
Limit DSP & RAM to HardCopy device resources
OK
Cancel
Help





The Quartus II software displays the generated messages in the Messages window during compilation. If this Verilog is designed correctly, one of the messages will show that the compilation was successful with no errors.

If the compilation is not error-free, then there is at least one error in the Verilog code. In this case, the message corresponding to the error is displayed in the message window. Double-click an error message, and the information will scroll to display the complete and open the Quartus II built-in text compiler, highlighting a line in the Verilog code. Similarly, the compiler also displays many warning messages. The same method works for viewing the full warning message. For an error or warning message, if you want more information, you can select and hold the message and then press and hold the F1 function key to view it.

After the compilation is successful, you can try to download the file to the board, and the method can be operated according to the download method in the previous section.