

# A Lock-Free Interaction Combinator Evaluator

Victor Taelin

## Abstract

We present a lock-free evaluator for interaction combinators, a simple yet powerful model of distributed computation. The proposed algorithm is based on the concept of implicit ownership regions and redirectors, allowing for efficient parallel evaluation without race conditions or deadlocks. We provide detailed illustrations, and the pseudocode for the core procedures can be found in the appendix. We have implemented our lock-free evaluator in CUDA and achieved successful reductions of large graphs on GPUs with thousands of concurrent threads, demonstrating the practicality and efficiency of our approach.

## 1 Introduction

Interaction nets are a graphical model of computation designed as a generalization of the proof structures of linear logic [1]. They consist of graph-like structures composed of agents and edges, where each agent has a type and an arity connected to other agents via its ports. Interaction nets are inherently distributed, allowing computations to take place simultaneously in many parts of a net without synchronization. This makes them suitable for modeling massive parallelism.

A specific type of interaction nets is the system called *interaction combinators*, introduced by Lafont [2]. These are built from three types of nodes: constructor (CON), duplicator (DUP), and eraser (ERA). Each node has a principal port and two auxiliary ports. The nodes interact according to six rules, divided into two categories: commutation and annihilation. Commutation rules apply when two different types of nodes are connected through their principal ports, while annihilation rules apply when two nodes of the same type are connected through their principal ports. In this paper, we use the symmetric interaction combinator variant, which has been described by Mazza [4], and is illustrated below:

Interaction combinators possess several key properties such as determinism, locality, strong confluence (diamond property), and universality. These properties make them particularly suitable for modeling distributed and parallel computations [2]. Yet, despite that theoretical appeal, there has been limited practical exploration of their potential for massive parallel computation on modern hardware. In this paper, we propose a lock-free evaluator for interaction combinators that achieves near-ideal speedup on modern GPUs, with several




Figure 1: Interaction rules

thousand concurrent threads. The heart of our implementation is a lock-free `link()` procedure, which we describe in detail.

The paper is organized as follows: Section 2 discusses the limitations of a lock-based evaluator. Section 3 introduces our proposed lock-free evaluator. Section 4 presents an optimization to further increase parallelism. Section 5 discusses the implementation details and the performance of our CUDA-based evaluator [6]. Finally, Section 6 concludes the paper and discusses future work.

## 2 Former Work

A lock-based evaluator for interaction nets was developed by Sato et al. in their work on Inpla: Interaction Nets as a Programming Language [?, 5]. Inpla is a multi-threaded parallel interpreter for interaction nets that aims to provide efficient execution of programs in both sequential and parallel environments. Inpla, based on the Lightweight calculus, focuses on the representation, calculus, data structures, and low-level language for implementing interaction nets. Their approach involves using compare-and-swap atomic operations and locking mechanisms, which can be sub-optimal when dealing with parallelism. The locking mechanisms used in Inpla can potentially lead to performance bottlenecks, especially when the checking process for locks spreads globally across the net.

Another approach, the ingpu evaluator [3] was introduced as a GPU-based implementation of interaction nets. The ingpu evaluator, implemented using the CUDA/Thrust library, focused on the interaction and communication phases of the lightweight interaction calculus rather than maintaining an array of redexes and performing explicit graph rewrites. However, the ingpu method faced performance bottlenecks due to sorting and merging arrays, difficulty in representing the irregular graph structure, and varying output size of a reduction.

## 3 Lock-Based Evaluator

The naive approach to reducing interaction combinators in parallel is to represent nets as vectors of nodes, with ports holding pointers to their destinations, and maintain a set of redexes (active pairs) to process concurrently. However, this can lead to race conditions due to overlapping regions. To address this, the affected regions, which include two active nodes and up to 4 surrounding nodes, must be locked. This approach is illustrated below:




Figure 2: Lock-based evaluator step 1

**Image 2.** Thread **R** locks its surroundings and reduces its active pair.




Figure 3: Lock-based evaluator step 2

**Image 3.** Thread **G** locks its surroundings and reduces its active pair.  
A new active pair, **Y-W**, is formed, allowing a thread **P** to reduce it.




Figure 4: Lock-based evaluator step 3

While this strategy works, locking the 6 surrounding nodes can be challenging, potentially leading to a deadlock. For example, consider thread R locking active nodes A and B, while thread G locks active nodes C and D. To proceed with the reduction, thread R must lock C, and thread G must lock B, which is impossible in this situation.

To avoid deadlocks, one could attempt to lock nodes in an established order, such as from left to right. This prevents deadlocks but may cause a thread to lock an irrelevant region. For instance, suppose thread R locks X and Y immediately before another thread reduces the X node, replacing it with K. Thread R then locks A, B, and C, incorrectly locking the region X, Y, A, B, and C, instead of including the new node K. Consequently, thread R cannot proceed with its reduction.

Any viable solution to this issue will inevitably involve back-offs or temporary deadlocks, causing the algorithm to rely on the scheduler. This dependence can have negative implications for performance, particularly in architectures such as GPUs, where warps operate in lockstep. The tight synchronization in such systems can exacerbate performance issues, leading to less efficient execu-

tion of the algorithm.

## 4 Lock-Free Evaluator

In this section, we propose an efficient lock-free reduction algorithm based on implicit ownership regions and redirection wires. The idea is to process a set of redexes in parallel, but perform rewrites only within implicitly owned regions, eliminating the need for locks.

When a thread obtains a redex, it assumes ownership of its two active nodes. It then replaces these nodes with redirection wires, allowing the redex to be semantically reduced without affecting the surrounding region. Next, the thread expands its ownership region to include surrounding nodes connected to it via main ports. Finally, the thread invokes a linking procedure that starts from these surrounding main ports and traverses the graph, clearing redirection wires until arriving at a port outside its ownership region. At this point, there are two cases to consider:

1. If the outside port is an auxiliary port, the thread attempts to connect the surrounding main port to it using an atomic compare-exchange operation and clears the backward path.
2. If it is a main port, the thread has found a new active pair and coordinates with the opposing thread — which will traverse the backward path — to create a new redex.

The following illustrations showcase this process:




Figure 5: Lock-free evaluator step 1

Note that in Image 2, the reduction is semantically complete, with ports X1-W0 and Y0-Z0 indirectly connected. Each thread independently performs this reduction, without impacting surrounding nodes, by converting the auxiliary ports of their owned nodes to redirectors and then swapping opposing ports (e.g., A1 goes to B1, B2 goes to A2, etc.). This approach entirely avoids locks. The `link()` procedure in the appendix is then only needed to clear the memory occupied by redirectors and to identify new active pairs. As this clean-up process may cross ownership regions, caution is required to deploy atomics when

**Image 2.** Threads **R** and **G** swap their pairs by redirectors. Their owned regions is expanded to surrounding main ports.




Figure 6: Lock-free evaluator step 2

**Image 3.** Thread **G** calls *link(Z0)*. This clears all redirectors towards **X1**.




Figure 7: Lock-free evaluator step 3

**Image 4.** Thread **G** attempts to move **Z0** to **X1** with a compare-exchange. Once successful, it inherits the backwards redirectors **A1** and **C2**.




Figure 8: Lock-free evaluator step 4

**Image 5.** Thread **G** clears the backwards redirectors it inherited.




Figure 9: Lock-free evaluator step 5

**Image 6.** Thread **G** calls *link(W0)*. Thread **R** calls *link(Y0)*. They clear the redirectors, and reach each-other's ports.




Figure 10: Lock-free evaluator step 6

**Image 7.** Threads **G** and **R** form a new active pair, *Y-W*, allowing a thread **P** to reduce it.




Figure 11: Lock-free evaluator step 7

necessary.

## 5 Optimization: 1/4 rewrites

The lock-free evaluator procedure above reveals a symmetry that can be exploited to further increase the parallelism of the algorithm. Notice how thread R performs the same logic 4 times:

- Move A1 as redirector to B1; if target is main, link B1 towards A1.
- Move A2 as redirector to B2; if target is main, link B2 towards A2.
- Move B1 as redirector to A1; if target is main, link A1 towards B1.
- Move B2 as redirector to A2; if target is main, link A2 towards B2.

These 4 segments are, themselves, independent, and can be performed in parallel. This allows a single interaction to be processed by 4 threads, each one performing 1/4 of a rewrite. According to Amdahl’s law, the maximum speedup achievable through parallelization is limited by the fraction of the program that must be executed sequentially. By dividing the rewrite process into 4 smaller sequential chunks, we effectively reduce the sequential portion of the algorithm, increasing the maximum potential speedup by 4x. The pseudocode for this optimized approach can be found in the appendix, completing the algorithm and allowing for efficient parallel execution of interaction combinators.

## 6 Implementation

The lock-free evaluator algorithm has been implemented in CUDA [6] and has successfully reduced large graphs on GPUs with thousands of concurrent threads, suggesting the algorithm’s correctness, even though a formal proof is not provided yet. Moreover, our CUDA implementation demonstrates efficient performance, reaching 900 million rewrites per second on an RTX 4090, which is 15 times more than a single-core CPU evaluator. This significant speedup confirms the practical applicability and efficiency of our approach.

## 7 Conclusion

In this paper, we have presented a lock-free evaluator for interaction combinators that achieves near-ideal speedup on modern GPUs. Our approach leverages the inherent parallelism of interaction combinators and avoids the pitfalls of lock-based evaluators. We also introduced an optimization that further increases the potential for parallelism by breaking down rewrites into smaller sequential chunks. Our CUDA implementation demonstrates the practicality and efficiency of our approach, as well as suggesting its correctness. Future work includes further optimizations, exploring other applications of our lock-free evaluator, and providing formal proofs of correctness.



## References

- [1] Girard, J. Y. (1987). Linear logic. Theoretical computer science, 50(1), 1-101.
- [2] Lafont, Y. (1997). Interaction combinators. Information and Computation, 137(1), 69-101.
- [3] Jiresch, E. (2014). Towards a GPU-based implementation of interaction nets. arXiv preprint arXiv:1404.0076.
- [4] Mazza, D. (2007). A denotational semantics for the symmetric interaction combinators. Mathematical Structures in Computer Science, 17(3), 527-562.
- [5] Sato, S. (2014). Design and implementation of a low-level language for interaction nets. Ph.D. Thesis, University of Sussex.
- [6] Taelin, V. (2022). Higher-order Virtual Machine [Online]. Available at: <https://github.com/HigherOrderCO/hvm-core>

## A Pseudocode

In this appendix, we provide the complete pseudocode for the lock-free evaluator algorithm and the 1/4 rewrites optimization.

```
1  # Atomically links the node in 'src_ref' towards 'dir_ptr'.
2  def link(src_ref: &Pointer, dir_ptr: Pointer):
3      while True:
4          # Peek the target, which may not be owned by us.
5          trg_ref = dir_ptr.target()
6          trg_ptr = trg_ref.read()
7
8          # If target is a redirection, clear and move forward.
9          if trg_ptr.is_red():
10
11             # We own the redirection, so we can mutate it.
12             trg_ref.write(0)
13             dir_ptr = trg_ptr
14             continue
15
16         # If target is an aux port, try replacing it with the
17         # node.
18         elif trg_ptr.is_aux():
19
20             # Peeks the source node.
21             src_ptr = src_ref.read()
22
23             # We don't own the port, so we try replacing it.
24             if trg_ref.compare_exchange(trg_ptr, src_ptr) ==
```

```

24         # Collect the orphaned backward path.
25         trg_ref = dir_ptr.target()
26         trg_ptr = trg_ref.read()
27         while trg_ptr.is_red():
28             trg_ref.write(0)
29             trg_ref = trg_ptr.target()
30             trg_ptr = trg_ref.read()
31
32         # Clear source location.
33         src_ref.write(0)
34         return
35
36     # If the compare_exchange failed, we try again.
37     else:
38         continue
39
40     # If target is a main port, two threads reach this
41     branch.
42     elif trg_ptr.is_nod() or trg_ptr.is_tmp():
43
44         # Sort references, to avoid deadlocks.
45         fst_ref, snd_ref = sort(src_ref, trg_ref)
46
47         # Swap the first reference by TMP placeholder.
48         fst_ptr = fst_ref.exchange(TMP)
49
50         # First to arrive creates a redex.
51         if !fst_ptr.is_tmp():
52             snd_ptr = snd_ref.exchange(TMP)
53             add_redex(fst_ptr, snd_ptr)
54             return
55
56         # Second to arrive clears up the memory.
57         else:
58             fst_ref.write(0)
59             while snd_ref.compare_exchange(snd_ptr, 0) !=
60             snd_ptr:
61                 continue
62             return
63
64     # If it is taken, we wait.
65     else:
66         continue

```

```

1 # Performs 1/4 con-con interaction
2 def con_con(a_ptr: &Pointer, b_ptr: &Pointer, port: Port):
3
4     # Gets a reference current and opposing ports
5     a_aux_ref = &a_ptr.port[port]

```

```

6   b_aux_ref = &b_ptr.port[port]
7
8   # Takes the current port and casts to redirector
9   a_aux_ptr = a_aux_ref.exchange(0).as_redirector()
10
11  # Synchronizes local threads
12  local_threads.sync()
13
14  # Sends current port to opposing port
15  b_aux_ref.write(a_aux_ptr)
16
17  # Synchronizes local threads
18  local_threads.sync()
19
20  # If the current port targeted a main port...
21  if a_aux_ptr.targets_main():
22
23      # Link the opposing port towards the current port
24      link(b_aux_ref, new_ptr_to(a_aux_ptr))
25
26  # Performs 1/4 con-dup interaction
27  def con_dup(a_ptr: &Pointer, b_ptr: &Pointer, port: Port):
28
29      # Gets reference to both aux ptrs
30      a_aux_ref = &a_ptr.port[port]
31      b_aux_ref = &b_ptr.port[port]
32
33      # Takes my aux ptr
34      a_aux_ptr = a_aux_ref.exchange(0).as_redirector()
35
36      # Allocates a new clone
37      clone_loc = malloc(1 * size(Ptr))
38      clone_ptr = mkptr(a_ptr.tag(), clone_loc)
39
40      # Synchronizes local threads
41      local_threads.sync()
42
43      # Communicates this clone's loc to local threads
44      local_threads.send_clone_loc(clone_loc)
45
46      # Synchronizes local threads
47      local_threads.sync()
48
49      # Gets opposing clone locs
50      clone_x_loc, clone_y_loc = local_threads.
        receive_clone_locs()
51
52      # Fills clone inner wires
53      clone_loc[1] = clone_x_loc
54      clone_loc[2] = clone_y_loc

```

```

55
56 # Sends clone to opposing port
57 b_aux_ref.write(clone_ptr)
58
59 # Synchronizes local threads
60 local_threads.sync()
61
62 # If the current port targeted an aux port...
63 if a_aux_ptr.targets_aux():
64
65     # Link the current port towards its former target
66     link(a_aux_ref, a_aux_ptr)
67
68 # If the current port targeted a main port...
69 if a_aux_ptr.is_main():
70
71     # Form a new redex between its former and current target
72     create_redex(a_aux_ptr, a_aux_ref.exchange(0))

```

```

1 def rewrite(net):
2     # Performs each interaction, in parallel
3     p-for (a,b) in net.redexes:
4
5         # Sets up the 1/4 interactions
6         quarters = [(a,b,1), (a,b,2), (b,a,1), (b,a,2)]
7
8         # Performs each 1/4 interaction, in parallel
9         p-for (a, b, port) in quarters:
10             match (a_ptr.tag(), b_ptr.tag()):
11                 (CON, CON) => con_con(a, b, port)
12                 (CON, DUP) => con_dup(a, b, port)
13                 (CON, ERA) => con_era(a, b, port)
14                 (DUP, CON) => dup_con(b, a, port)
15                 (DUP, DUP) => dup_dup(b, b, port)
16                 (DUP, ERA) => dup_era(a, b, port)
17                 (ERA, CON) => era_con(b, a, port)
18                 (ERA, DUP) => era_dup(b, b, port)
19                 (ERA, ERA) => era_era(a, b, port)

```