

CADENCE VIRTUOSO SCHEMATIC EDITOR



PRESENTER: PO-HAN,LIN (林柏翰) Advisor: Soon-Jyh Chang (張順志)




Introduction to Cadence Virtuoso Schematic Editor




X Cadence Virtuoso Schematic Editor Cadence's Product

Create and edit a schematic
Simulate circuit



Cadence Custom IC Design Tools Virtuoso® Front to Back Design Environment Copyright (8) 1992-2009 Cadence Design Systems, Inc., All rights reserved. Cadence and the Cadence logo are registered frademarks. All others are properties of their respective holders.






Start Virtuoso




X Open terminal in the folder you want to save the schematic Type command: icfb & The '&' is optional




Folder in which you want to save schematic



Start Virtuoso(2/2)











Create New Library












Create New Cell








Hot key for schematic





Add instance






Library	Cell	View
analogLib	inmos4	jsymbol
US 8ths ahdlLib analogLib basic cdsDefTechLil functional rfExamples rfLib test	n3port n4port nbsim nbsim4 njfet nmes nmes4 nmos4 nodeQuant:	ans auCdl auLvs cdsSpice hspiceD hspiceS spectre spectres symbol



D•	(Add Insta		↑ □	entide.
Hide	Cancel	Defaults		He	lp
Library	analogLibį			Browse	
Cell	nmos4		100		
View	symbol				
Names	Į.				
Array		Rows 1	Columns	11	Ī
	Rotate	Sidewa	ys Upsid	le Down	Ī
Model na Multiplie Width Length			n M	I name	si
	fucion are	a I			
Drain dif	iusion are				
	liffusion a	rea [




Model Name:

- 1. n_18 (for NMOS)
- 2. p_18 (for PMOS)




Inverter - wiring and pins

Wire: hot key "w" Pin: hot key "p"




Wire body to vdd (for PMOS) gnd (for NMOS)










Inverter -Check and save






Inverter-Error



Please make sure there is no error before you go to the next step!





Inverter- create cellview(1/2)





Inverter-create cellview(2/2)








Inverter- use symbol on other cell(1/2)


On new cell (NAND NOR ...), you can hierarchically create the circuit with add instance





Inverter- use symbol on other cell(2/2)


Instance name will automatically be created





Inverter-CDL out


Output spice file according to schematic





Inverter-CDL out

Output spice file according to schematic





Inverter-CDL out

