

# IOB-CACHE

User Guide, 0.1 , Build 88bbaf4



March 24, 2022





## Contents

<b>1 Introduction</b>	<b>5</b>
<b>2 Symbol</b>	<b>5</b>
<b>3 Features</b>	<b>5</b>
<b>4 Benefits</b>	<b>5</b>
<b>5 Deliverables</b>	<b>5</b>
<b>6 Block Diagram and Description</b>	<b>6</b>
<b>7 Interface Signals</b>	<b>6</b>
<b>8 Instantiation and External Circuitry</b>	<b>7</b>
<b>9 Simulation</b>	<b>9</b>
<b>10 Synthesis</b>	<b>10</b>
10.1 Synthesis Macros and Parameters . . . . .	10
10.2 Synthesis Script and Timing Constraints . . . . .	10
<b>11 Implementation Results</b>	<b>10</b>
<b>12 Configuration Parameters</b>	<b>10</b>
<b>13 Registers</b>	<b>11</b>

## List of Tables

1 General Interface Signals . . . . .	6
2 IObundle Master Interface Signals . . . . .	7
3 Control-Status Interface Signals . . . . .	7
4 IObundle Slave Interface Signals . . . . .	7



5	FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right). . . . .	10
6	Configurable Parameters . . . . .	10

**List of Figures**

1	IP core symbol. . . . .	5
2	High-level block diagram. . . . .	6
3	Core instance and required surrounding blocks . . . . .	8
4	Testbench block diagram . . . . .	9

## 1 Introduction

The IObundle CACHE is ....

## 2 Symbol




Figure 1: IP core symbol.

## 3 Features

- feature1
- feature2

## 4 Benefits

- Compact and easy to integrate hardware and software implementation
- Can fit many instances in low cost FPGAs and ASICs
- Low power consumption

## 5 Deliverables

- ASIC or FPGA synthesized netlist or Verilog source code, and respective synthesis and implementation scripts
- ASIC or FPGA verification environment by simulation and emulation
- Bare-metal software driver and example user software
- User documentation for easy system integration
- Example integration in IOb-SoC (optional)



Name	Direction	Width	Description
valid	INPUT	1	Native CPU interface valid signal
addr	INPUT	CTRL_CACHE + FE_ADDR_W - FE_BYTE_W	Native CPU interface address signal
addr	INPUT	CTRL_CACHE + FE_ADDR_W	Native CPU interface address signal
wdata	INPUT	FE_DATA_W	Native CPU interface write data signal
wstrb	INPUT	FE_NBYTES	Native CPU interface write strobe signal
rdata	OUTPUT	FE_DATA_W	Native CPU interface read data signal
ready	OUTPUT	1	Native CPU interface ready signal

Table 2: IObundle Master Interface Signals

Name	Direction	Width	Description
force_inv_in	INPUT	1	force 1'b0 if unused
force_inv_out	OUTPUT	1	cache invalidate signal
wtb_empty_in	INPUT	1	force 1'b1 if unused
wtb_empty_out	OUTPUT	1	write-through buffer empty signal

Table 3: Control-Status Interface Signals

Name	Direction	Width	Description
mem_valid	OUTPUT	1	Native CPU interface valid signal
mem_addr	OUTPUT	BE_ADDR_W	Native CPU interface address signal
mem_wdata	OUTPUT	BE_DATA_W	Native CPU interface write data signal
mem_wstrb	OUTPUT	BE_NBYTES	Native CPU interface write strobe signal
mem_rdata	INPUT	BE_DATA_W	Native CPU interface read data signal
mem_ready	INPUT	1	Native CPU interface ready signal

Table 4: IObundle Slave Interface Signals

## 8 Instantiation and External Circuitry

Figure 4 illustrates how to instantiate the IP core and, if applicable, the required external blocks. A Verilog file describing this setup is provided.

bla bla bla...




Figure 3: Core instance and required surrounding blocks



## 9 Simulation

The provided testbench uses the core instance described in Section 8. A high level block diagram of the testbench is shown in Figure 4. The testbench is organised in modular fashion with each test described in a separate file. The test suite consists of all the test case files, so that it becomes easy to add, modify or remove tests.




Figure 4: Testbench block diagram

In this preliminary version, simulation is not yet fully functional. The provided testbench merely allows compilation for simulation, and drives the clock and reset signals. Behavioural memory models to allow pre-synthesis simulation are already included. In the case of ROMs, their programming data is also included in the form of .hex files.

## 10 Synthesis

### 10.1 Synthesis Macros and Parameters

### 10.2 Synthesis Script and Timing Constraints

A simple `.tcl` script is provided for the Cadence Genus synthesis tool. The script reads the technology files, compiles and elaborates the design, and proceeds to synthesise it. The timing constraints are contained within the constraints file provided, or provided in a separate file.

After synthesis, reports on silicon area usage, power consumption, and timing closure are generated. A post-synthesis Verilog file is created, to be used in post-synthesis simulation.

In this preliminary version, synthesis of the IP core without the memories is functional. The memories are for now treated as black boxes.

It is important not to include the memory models provided in the simulation directory in synthesis, unless they are to be synthesised as logic. In a next version, the memories will be generated for the target technology and included.

## 11 Implementation Results

The following are FPGA implementation results for two FPGA families. The following are FPGA implementation results for two FPGA families.

Resource	Used	Resource	Used
LUTs	2168	ALM	826
Registers	1227	FF	610
DSPs	0	DSP	0
BRAM	0	BRAM blocks	68
		BRAM bits	72,768

Table 5: FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).

## 12 Configuration Parameters

Name	Value	Description
FE_ADDR_W	32	Master access address width
FE_DATA_W	32	Data width
FE_NBYTES	FE_DATA_W/8	Number of bytes per word

Table 6: Configurable Parameters



## 13 Registers