IOb-SoC-SHA

Acceleration with the Versat CGRA

April 28, 2022

Contents

List of Tables

List of Figures

1 Introduction

This document outlines an acceleration plan for the SHA256 application execution in the IOb-SoC-SHA system.

The document is divided in two parts:

- the first part presents profiling data for the SHA256 application running exclusively on the riscv CPU.
- the second part elaborates on the profiling conclusions and establishes functional unit architectures to accelerate the application.

2 SHA256 Algorithm

The SHA-256 algorithm [1] is divided into two main stages: preprocessing and hash computation.

3 Profiling Assessment

The execution time for the SHA256 application is presented in Table 1. The program runs exclusively on software with instructions stored in internal memory and data stored in external memory (DDR). The system uses the VexRiscv CPU at a clock frequency of 100 MHz.

Function	Time (μs)	Time (%)
Global	28381	100
sha256	25360	89
sha_init	886	3
sha_finalize	22816	80
crypto_hashblocks	19435	68
ld_big_endian	2262	7
st_big_endian	1282	4
F_32	4686	16
Expand32	2755	9
sha_ctxrelease	571	2
mem	1351	4

Table 1: Baseline application profile data.

The profile analysis tracks the time in clock cycles since the input data is in the external memory, until the output data in stored in the external memory.

The results from Table 1 demonstrate that about 80% of the execution time is used to run the `sha_finalize()` function, in particular, the `crypto_hashblocks()` function. The functions and macro calls inside the `crypto_hashblocks()` function have the same order of magnitude with regards to duration.

The acceleration efforts should be focussed on the `crypto_hashblocks()` function and respective subfunction and macro calls.

4 Acceleration Proposal

Figure 1 presents the flowchart of the `crypto_hashblocks()` function. The function starts by reading the current state from memory. Then each message block of 64 bytes (256 bits) of the input data is used to hash the message block. After all input data is used, the new state is written to memory. The majority of computations take place inside the loop to hash the message blocks.



Figure 1: `crypto_hashblocks()` function flowchart.

Figure 2 presents a block diagram for the process of hashing a message block. The message block hashing output is the accumulation from the initial state with the new computed state. The new computed state is the output of the sequence of **F** blocks. Each **F** block receives three inputs: a set of constants stored in the **cMem** blocks; the previous or initial state in the **a-h** variables; and a set of words from the message scheduling array **w**.

Each set of 16 **w** words is obtained from the input data or by applying a previous set of words to the **M** block.

The proposed accelerator architecture has 5 functional unit (FU) types:

- 1 Vread to store the input data;
- 1 State FU to store and accumulate the **a-h** state variables;
- 3 Memories to store the constants (equivalent to **cMem** blocks);
- 3 **M** FUs that generate a new set of message schedule array words;
- 4 **F** FUs that perform the compression function.



Figure 2: Hash message block block diagram.

The Vread, state and memory FUs are default FUs from Versat. The **M** and **F** FUs are custom units built specifically for the SHA256 application.

The Vread FU reads data from any memory address in the system and provides input data to other FUs.

The memory FU is an auxiliar memory that holds constant values used as input to other FUs.

The state FU is a set of accumulation registers. The registers can be initialized with a value by the CPU. The register values can be used as input or output of other FUs.

The **M** FU performs the logic equivalent to the `EXPAND_32` macro defined in the `sha.c` source code. The macro generates 16 new words for the message schedule array. Each new word is generated by applying logic operations to previous words.

The **F** FU performs the logic equivalent to a group of 16 `F_32(w,k)` macros defined in the `sha.c` source code. Each `F_32(w,k)` macro updates the state values (**a** to **h**) using one message schedule word, one constant value and the previous state values.

5 Expected Results

Present expected results after implementing proposed acceleration strategy.

6 Conclusion

This document provides a brief introduction to the sha256 cryptographic algorithm and profiles a software implementation executed in a RiscV CPU.

The profile results are analysed to develop an acceleration strategy using the Versat CGRA and respective expected results after acceleration.

References

[1] Quynh Dang. Secure hash standard, 2015-08-04 2015.