Insper

Computação embarcada 2023-1

LAB 2 – PIO DRIVER

```
sysclk_init();

WDT->WDT_MR = WDT_MR_WDDIS; // Disable WatchDog Timer

pmc_enable_periph_clk(ID_PIOA); //energiza_PIO_A

pmc_enable_periph_clk(ID_PIOB); //energiza_PIO_B

pmc_enable_periph_clk(ID_PIOC); //energiza_PIO_C


pmc_enable_periph_clk(ID_PIOC); //energiza_PIO_D

/*sonfigura_as_saidas_conectadas_aos_leds*/
pio_set_output(LED_PIO_, LED_PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_1PIO_, LED_1PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_2PIO_, LED_2PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_3PIO_, LED_3PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_3PIO_, LED_3PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
/* configura_as_entradas_que_leem_os_botoes*/
pio_set_input(BUT_PIO_, BUT_PIO_IDX_MASK,PIO_DEFAULT); // define_como_input // PIO_DEFAULT_nao_é_imediato...
pio_pull_up(BUT_PIO_BUT_RIO_IDX_MASK,PIO_DEFAULT); // aciona_o_pull_up
```

Configurações

O PIO suporta as seguintes configurações:

- ◆ Interrupção ao nível ou borda em qualquer I/O
- → Filtragem de "glitch"
- ♦ Deboucing
- ◆ Open-Drain
- → Pull-up/Pull-down
- Capacidade de trabalhar de forma paralela




HAL

<u>Hardware Abstraction Layer (HAL)</u>

Iremos ver para que serve algumas dessas configurações ao iongo do curso.

NO LAB 2 FAREMOS NOSSA PRÓPRIA CAMADA DE ABSTRAÇÃO!



```
WDT->WDT_MR = WDT_MR_WDDIS; // Disable WatchDog Timer

pmc_enable_periph_clk(ID_PIOA); //energiza_PIO_A

pmc_enable_periph_clk(ID_PIOB); //energiza_PIO_B

pmc_enable_periph_clk(ID_PIOC); //energiza_PIO_C

pmc_enable_periph_clk(ID_PIOC); //energiza_PIO_D

/*configura_as_saidas_conectadas_aos_leds*/
pio_set_output(LED_PIO, LED_PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_1PIO, LED_1PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_2PIO, LED_2PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_
pio_set_output(LED_3 PIO, LED_3 PIO_IDX_MASK, 0,0,0); // valor_inicial_nulo, sem_open_drain_e_sem_pullup_

/* configura_as_entradas_que_leem_os_botoes*/
pio_set_input(BUT_PIO, BUT_PIO_IDX_MASK, PIO_DEFAULT); // define_como_input // PIO_DEFAULT_nao_é_imediato...

nio_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un_

/* aciona_o_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un_

/* aciona_o_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un_

/* aciona_o_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un_

/* aciona_o_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un_

**Configura_default_nullon_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un_

**Configura_default_nullon_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un(BUT_PIO_BUT_PIO_IDX_MASK_PIO_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un(BUT_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un(BUT_PIO_IDX_MASK_PIO_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un(BUT_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_DEFAULT); // aciona_o_null_un(BUT_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MASK_PIO_IDX_MAS
```

Cada PIO possui 89 registradores!

Exemplo de um registrador

32.6.22 PIO Pull-Up Enable Register

Name: PIO_PUER

Address: 0x400E0E64 (PIOA), 0x400E1064 (PIOB), 0x400E1264 (PIOC), 0x400E1464 (PIOD), 0x400E1664 (PIOE)

Access: Write-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P31 | P30 | P29 | P28 | P27 | P26 | P25 | P24 |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| P23 | P22 | P21 | P20 | P19 | P18 | P17 | P16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | . 8 |
| P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

- · P0-P31: Pull-Up Enable
- 0: No effect.
- Enables the pull-up resistor on the I/O line.

Exemplo de construção de funções

```
─void pio set(Pio *p pio, const uint32 t ul mask)

     p_pio->PIO_SODR = ul mask;

⊡void pio clear(Pio *p pio, const uint32 t ul mask)
     p pio->PIO CODR = ul mask;
void pio pull up(Pio *p pio, const uint32 t ul mask, const uint32 t attribute )
     if (attribute == 1) // 1 é enable... poderia ser disable ou status etc.
         p pio->PIO PUER = ul mask;

□void pio set input(Pio *p pio, const uint32 t ul mask, const uint32 t attribute pull, const uint32 t attribute filter)
     pio pull up(p pio, ul mask, attribute pull );
     p pio->PIO IFER = ul mask;
     p pio->PIO IFSCER = attribute filter;
```

32.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32-bit wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO_PSR returns one systematically.

Table 32-5. Register Mapping

| Offset | Register | Name | Access | Reset |
|--------|--|----------|--|------------|
| 0x0000 | PIO Enable Register | PIO_PER | Write-only | - |
| 0x0004 | PIO Disable Register | PIO_PDR | Write-only | - |
| 0x0008 | PIO Status Register | PIO_PSR | Read-only | (1) |
| 0x000C | Reserved | - | - | - |
| 0x0010 | Output Enable Register | PIO_OER | Write-only | - |
| 0x0014 | Output Disable Register | PIO_ODR | Write-only | - |
| 0x0018 | Output Status Register | PIO_OSR | Read-only | 0x00000000 |
| 0x001C | Reserved | - | - | - |
| 0x0020 | Glitch Input Fliter Enable Register | PIO_IFER | Write-only | - |
| 0x0024 | Glitch Input Fliter Disable Register | PIO_IFDR | Write-only | - |
| 0x0028 | Glitch Input Fliter Status Register | PIO_IFSR | Read-only | 0x00000000 |
| 0x002C | Reserved | - | - | - |
| 0x0030 | Set Output Data Register | PIO_SODR | Write-only | - |
| 0x0034 | Clear Output Data Register | PIO_CODR | Write-only | |
| 0x0038 | Output Data Status Register | PIO_ODSR | Read-only or ⁽²⁾ Read/Write | - |
| 0x003C | Pin Data Status Register | PIO_PDSR | Read-only | (3) |
| 0x0040 | Interrupt Enable Register | PIO_IER | Write-only | - |
| 0x0044 | Interrupt Disable Register | PIO_IDR | Write-only | - |
| 0x0048 | Interrupt Mask Register | PIO_IMR | Read-only | 0x00000000 |
| 0x004C | Interrupt Status Register ⁽⁴⁾ | PIO_ISR | Read-only | 0x00000000 |
| 0x0050 | Multi-driver Enable Register | PIO_MDER | Write-only | - |
| 0x0054 | Multi-driver Disable Register | PIO_MDDR | Write-only | - |
| 0x0058 | Multi-driver Status Register | PIO_MDSR | Read-only | 0x00000000 |
| 0x005C | Reserved | - | - | - |
| 0x0060 | Pull-up Disable Register | PIO_PUDR | Write-only | - |
| 0x0064 | Pull-up Enable Register | PIO_PUER | Write-only | - |
| 0x0068 | Pad Pull-up Status Register | PIO_PUSR | Read-only | (1) |
| 0x006C | Reserved | - | - | - |

32.6.10 PIO Set Output Data Register

Name: PIO_SODR

Address: 0x400E0E30 (PIOA), 0x400E1030 (PIOB), 0x400E1230 (PIOC), 0x400E1430 (PIOD), 0x400E1630 (PIOE)

Access: Write-only

| 31 | | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|---|-----|-----|-----|-----|-----|-----|-----|
| P31 | 1 | P30 | P29 | P28 | P27 | P26 | P25 | P24 |
| 23 | | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| P23 | 3 | P22 | P21 | P20 | P19 | P18 | P17 | P16 |
| 15 | | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| P15 | 5 | P14 | P13 | P12 | P11 | P10 | P9 | P8 |
| 7 | · | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P7 | | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
| | | | | | | | | |

P0–P31: Set Output Data

0: No effect.

1: Sets the data to be driven on the I/O line.

32.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32-bit wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO_PSR returns one systematically.

Table 32-5. Register Mapping

| Offset | Register | Name | Access | Reset |
|--------|--|----------|--|------------|
| 0x0000 | PIO Enable Register | PIO_PER | Write-only | - |
| 0x0004 | PIO Disable Register | PIO_PDR | Write-only | - |
| 0x0008 | PIO Status Register | PIO_PSR | Read-only | (1) |
| 0x000C | Reserved | - | - | - |
| 0x0010 | Output Enable Register | PIO_OER | Write-only | - |
| 0x0014 | Output Disable Register | PIO_ODR | Write-only | - |
| 0x0018 | Output Status Register | PIO_OSR | Read-only | 0x00000000 |
| 0x001C | Reserved | - | - | - |
| 0x0020 | Glitch Input Fliter Enable Register | PIO_IFER | Write-only | - |
| 0x0024 | Glitch Input Fliter Disable Register | PIO_IFDR | Write-only | - |
| 0x0028 | Giltch Input Filter Status Register | PIO_IFSR | Read-only | 0x00000000 |
| 0x002C | Reserved | - | - | - |
| 0x0030 | Set Output Data Register | PIO_SODR | Write-only | - |
| 0x0034 | Clear Output Data Register | PIO_CODR | Write-only | |
| 0x0038 | Output Data Status Register | PIO_ODSR | Read-only or ⁽²⁾ Read/Write | - |
| 0x003C | Pin Data Status Register | PIO_PDSR | Read-only | (3) |
| 0x0040 | Interrupt Enable Register | PIO_IER | Write-only | - |
| 0x0044 | Interrupt Disable Register | PIO_IDR | Write-only | - |
| 0x0048 | Interrupt Mask Register | PIO_IMR | Read-only | 0x00000000 |
| 0x004C | Interrupt Status Register ⁽⁴⁾ | PIO_ISR | Read-only | 0x00000000 |
| 0x0050 | Multi-driver Enable Register | PIO_MDER | Write-only | - |
| 0x0054 | Multi-driver Disable Register | PIO_MDDR | Write-only | - |
| 0x0058 | Multi-driver Status Register | PIO_MDSR | Read-only | 0x00000000 |
| 0x005C | Reserved | - | - | - |
| 0x0060 | Pull-up Disable Register | PIO_PUDR | Write-only | - |
| 0x0064 | Pull-up Enable Register | PIO_PUER | Write-only | - |
| 0x0068 | Pad Pull-up Status Register | PIO_PUSR | Read-only | (1) |
| 0x006C | Reserved | - | - | - |

32.6.7 PIO Input Filter Enable Register

Name: PIO_IFER

Address: 0x400E0E20 (PIOA), 0x400E1020 (PIOB), 0x400E1220 (PIOC), 0x400E1420 (PIOD), 0x400E1620 (PIOE)

Access: Write-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|-----|-----|-----|------|-----|---------|-----|
| P31 | P30 | P29 | P28 | P27 | P26 | P25 | P24 |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| P23 | P22 | P21 | P20 | P19 | P18 | P17 | P16 |
| 15 | 14 | 13 | 12 | 44 | 10 | | |
| | 14 | 13 | 12 | - 11 | 10 | - | • |
| P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 |
| P15 | | | | P11 | | P9 1 | P8 |

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

P0–P31: Input Filter Enable

0: No effect.

1: Enables the input glitch filter on the I/O line.

32.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32-bit wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO_PSR returns one systematically.

Table 32-5. Register Mapping

| Offset | Register | Name | Access | Reset |
|--------|--|----------|--|------------|
| 0x0000 | PIO Enable Register | PIO_PER | Write-only | - |
| 0x0004 | PIO Disable Register | PIO_PDR | Write-only | - |
| 0x0008 | PIO Status Register | PIO_PSR | Read-only | (1) |
| 0x000C | Reserved | - | - | - |
| 0x0010 | Output Enable Register | PIO_OER | Write-only | - |
| 0x0014 | Output Disable Register | PIO_ODR | Write-only | - |
| 0x0018 | Output Status Register | PIO_OSR | Read-only | 0x00000000 |
| 0x001C | Reserved | - | - | - |
| 0x0020 | Giltch Input Filter Enable Register | PIO_IFER | Write-only | - |
| 0x0024 | Giltch Input Filter Disable Register | PIO_IFDR | Write-only | - |
| 0x0028 | Glitch Input Fliter Status Register | PIO_IFSR | Read-only | 0x00000000 |
| 0x002C | Reserved | - | - | - |
| 0x0030 | Set Output Data Register | PIO_SODR | Write-only | - |
| 0x0034 | Clear Output Data Register | PIO_CODR | Write-only | |
| 0x0038 | Output Data Status Register | PIO_ODSR | Read-only or ⁽²⁾ Read/Write | - |
| 0x003C | Pin Data Status Register | PIO_PDSR | Read-only | (3) |
| 0x0040 | Interrupt Enable Register | PIO_IER | Write-only | - |
| 0x0044 | Interrupt Disable Register | PIO_IDR | Write-only | - |
| 0x0048 | Interrupt Mask Register | PIO_IMR | Read-only | 0x00000000 |
| 0x004C | Interrupt Status Register ⁽⁴⁾ | PIO_ISR | Read-only | 0x00000000 |
| 0x0050 | Multi-driver Enable Register | PIO_MDER | Write-only | - |
| 0x0054 | Multi-driver Disable Register | PIO_MDDR | Write-only | - |
| 0x0058 | Multi-driver Status Register | PIO_MDSR | Read-only | 0x00000000 |
| 0x005C | Reserved | - | ı | - |
| 0x0060 | Pull-up Disable Register | PIO_PUDR | Write-only | - |
| 0x0064 | Pull-up Enable Register | PIO_PUER | Write-only | - |
| 0x0068 | Pad Pull-up Status Register | PIO_PUSR | Read-only | (1) |
| 0x006C | Reserved | - | - | - |

32.6.54 PIO Parallel Capture Interrupt Status Register

Name: PIO_PCISR

Address: 0x400E0F60 (PIOA), 0x400E1160 (PIOB), 0x400E1360 (PIOC), 0x400E1560 (PIOD), 0x400E1760 (PIOE)

Access: Read-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----|----|----|----|----|----|------|------|
| - | - | - | - | - | - | 1 | - |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| - | - | - | - | - | - | - | - |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| - | - | ı | - | - | - | ı | - |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| _ | - | - | - | - | - | OVRE | DRDY |
| | | | | | | | |

. DRDY: Parallel Capture Mode Data Ready

0: No new data is ready to be read since the last read of PIO_PCRHR.

1: A new data is ready to be read since the last read of PIO_PCRHR.

The DRDY flag is automatically reset when PIO_PCRHR is read or when the parallel capture mode is disabled.

OVRE: Parallel Capture Mode Overrun Error

0: No overrun error occurred since the last read of this register.

1: At least one overrun error occurred since the last read of this register.

The OVRE flag is automatically reset when this register is read or when the parallel capture mode is disabled.

Organizando o código

main.c

```
int main(void)
{
   init();
   int estado_but;
   int estado_but_1;
   int estado_but_1;
```

myfunc.c

myfunc.h

```
/* Default pin configuration input (no attribute). */
#define PIO DEFAULT
                                (0u << 0)
/* The internal pin pull-up is active. */
#define PIO PULLUP
                                (1u << 0)
/* The internal glitch filter is active. */
#define PIO DEGLITCH
                                (1u << 1)
/* The internal debouncing filter is active. */
#define PIO DEBOUNCE
                                (1u << 3)
void delay100ms();
void pio set(Pio *p pio, const uint32 t ul mask); // nessa função p pio é um ponteiro de uma estrutura Pio (varios registradores)
void _pio_clear(Pio *p_pio, const uint32 t ul_mask);
void _pio pull up(Pio *p pio, const uint32 t ul mask, const uint32 t attribute);
void _pio_set_input(Pio *p_pio, const uint32 t ul_mask, const uint32 t attribute_pull, const uint32 t attribute_filter);
```