



**Design Rules Verification Report**Filename : C:\Users\Jorik Wittevrongel\LocalProjects\960-Domoriks\Domoriks\PCB-Design\Domoriks\_Switch\CircuitStudio\PCB.CSPcbDoc

Warnings 0 Rule Violations 0

Warnings	
Total	0

Rule Violations	
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Clearance Constraint (Gap=0.25mm) (All),(All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Width Constraint (Min=0.15mm) (Max=1mm) (Preferred=0.25mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)	0
Hole Size Constraint (Min=0.025mm) (Max=4mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.005mm) (IsPad),(All)	0
Silk to Silk (Clearance=0.254mm) (Disabled)(AII),(AII)	0
Silk primitive without silk layer	0
Unpoured Polygon (Allow unpoured: False)	0
Total	0

Page 1 of 1 Thursday 30 Mar 2023 12:49:53 PN

## **Electrical Rules Check Report**

Class	Document	Message
		Successful Compile for Domoriks_Switch.PrjPcb

Thursday 30 Mar 2023 12:49:54 PN

