
Computer Architecture Lab

IMPLEMENTATION OF MIPS SINGLE CYCLE PROCESSOR

Name: Kaushik Kalakonda

ID Student: 2020A3PS0468H

The RTL Schematic of the processor showing the required data path and control path:



Truth Table of Main Control Unit:

Instruction	RegDst	ALUSource	MemtoReg	RegWrite	MemRead	MemWrite	Branch	Branch1	ALUOp1	ALUOp0	Jump	AL
Туре												
R	1	0	0	1	0	0	0	0	1	0	0	0
LW	0	1	1	1	1	0	0	0	0	0	0	0
SW	х	1	х	0	0	1	0	0	0	0	0	0
BEQ	х	0	х	0	0	0	1	0	0	1	0	0
BNE	х	0	х	0	0	0	0	1	0	1	0	0
J	х	х	х	0	0	0	х	х	х	х	1	0
JAL	х	х	х	1	0	0	х	х	х	х	1	1

Truth Table for the ALU Control Unit:

ALU	lOp	Function Code							ALU Control Input				
												Action	
0	0	x	x	X	х	х	х	0	0	1	0	add	
х	1	x	x	X	х	х	х	0	1	1	0	sub	
1	x	x	x	0	0	0	0	0	0	1	0	add	
1	х	х	х	0	0	0	0	0	1	1	0	sub	
1	х	х	х	0	1	1	0	0	0	0	0	and	
1	х	х	х	0	1	1	1	0	0	0	1	or	
1	x	x	x	1	0	0	0	0	1	1	1	slt	
1	х	х	х	0	1	1	0	1	0	0	0	xor	
1	Х	х	х	0	1	1	1	1	0	0	1	nor	

<u>Program loaded in the instruction memory:</u>

Instruction Memory contains the following program:

Start: add \$t0,\$t1,\$t2

sw \$t2, 0(\$t3)

lw \$t5, 0(\$t3)

and \$t0,\$t1,\$t2

or \$t0,\$t1,\$t2

j label //label=6

label: bne \$t30, \$t31

beq \$t30, \$t31

slt \$t0,\$t1,\$t2

xor \$t0,\$t1,\$t2

nor \$t0,\$t1,\$t2

sub \$t0,\$t1,\$t2

jal Start

Verilog Code for all the modules:

ALU.v

```
ALU.v
                                                ? _ D 2 X
KAUSHIK/Downloads/Comp_Arch_Lab/SCDataPath_Assignment_2/SCDataPath_Assig ×
Q 🕍 🛧 🥕 Χ 🖫 🗈 🗙 // 🖩 Q
                                                          o
    // Additional Comments:
                                                          ^
22 module ALU(ALUCtl, A,B, ALUOut, Zero);
24
        input [3:0] ALUCtl;
25
       input [31:0] A,B;
26
       output reg [31:0] ALUOut;
27
       output Zero;
28
29
       assign Zero= (ALUOut==0); // Zero is true if ALUOUT is 0
30
31 🖯
       always@(ALUCtl,A,B) begin //reevaluate if these change
32 🖨
           case (ALUCt1)
              0: ALUOut = A&B;
33
              1: ALUOut = A|B;
35
              2: ALUOut = A+B;
              6: ALUOut = A-B;
36
37
              7: ALUOut = A<B;
38
              8: ALUOut = A^B;
39
              9: ALUOut = ~ (A|B);
              default: ALUOut = 0;
41 🖨
           endcase
       end
42 🖨
43
44 🖨 endmodule
```

SCDataPath.v

```
25
     input clk, reset;
27
     wire [31:0] ALU_output;
     wire [31:0] Instruction_Code ;
29
     wire [31:0] PCinc;
     wire Jump, AL, PC_con_main, PC_con_beq, PC_con_bne;
31
     wire [31:0] extend;
32
     wire RegDst,MemRead,MemtoReg,ALUOp1,ALUOp0,MemWrite,ALUSource,RegWrite,Branch,Branchl;
33
     wire [4:0] Read_Reg_Num_1 =Instruction_Code[25:21];
34
     wire [4:0] Read_Reg_Num_2 =Instruction_Code[20:16];
35
     wire [31:0] Read_Data_1,Read_Data_2;
36
     wire [31:0] Write_Data;
37
     wire [4:0] Write_Reg_Num;
38
     wire [5:0] alpha = Instruction Code[5:0];
     wire [1:0] ALUOp = {ALUOp1, ALUOp0};
39
     wire [3:0] ALU_Ctl;
40
41
     wire [31:0] In2;
     wire [31:0] ALU Result;
42
43
     wire zero;
     wire [31:0] Read_Data;
45
     wire [31:0] Write_Data_normal , Write_Data_al;
47
     wire [4:0] Write_Reg_Num_al , Write_Reg_Num_normal;
48
49
     Instruction\_Fetch\ Instruction\_Fetch\ (clk, reset, Instruction\_Code, PC\_con\_main, Jump, extend, PCinc);\\
50
51
     Control Cont(Instruction_Code[31:26], RegDst, MemRead, MemtoReg, ALUOp1, ALUOp0, MemWrite, ALUSource, RegWrite, Branch, Branchl, Jump, ALI);
52
53
     assign Write_Reg_Num_normal = RegDst ? Instruction_Code[15:11] : Instruction_Code[20:16];
54
      assign Write_Reg_Num_al = 5'bll1111; // $31
55
56
      assign Write_Reg_Num = AL ? Write_Reg_Num_al : Write_Reg_Num_normal;
57
58
     register\_file \ registers (Read\_Reg\_Num\_1, Read\_Reg\_Num\_2, \\ \ Write\_Reg\_Num, \\ \ Write\_Data\_1, Read\_Data\_1, Read\_Data\_2, \\ \ RegWrite\_clk, reset);
59
     ALU_Control ALU_Control(ALUOp, alpha, ALU_Ctl);
60
61
     wire [15:0] msb = {16{Instruction Code[15]}};
62
63
     assign extend = {msb, Instruction Code[15:0]};
     assign In2 = ALUSource ? extend : Read_Data_2; // 1:0
```

```
assign inz = Abosource : extend : Kead_Data_2; // 1:0
65
66 ;
     ALU ALU(ALU_Ct1, Read_Data_1, In2, ALU_Result, zero);
67
     Data_Memory DataMemory(ALU_Result,Read_Data_2,MemWrite,MemRead,Read_Data,clk,reset);
68
69
     assign Write_Data_normal = !MemtoReg ? ALU_Result : Read_Data;
70
     assign Write_Data_al = PCinc;
71
72
     assign Write_Data = AL ? Write_Data_al : Write_Data_normal;
73
75
     assign ALU_output= ALU_Result;
76
77
     assign PC_con_main = PC_con_beq | PC_con_bne;
78
     assign PC_con_beq = Branch & zero;
     assign PC_con_bne = Branch1 & (!zero);
79
80 @ endmodule
```

Instruction_fetch.v

instruction_fetch.v

C:/Users/KAUSHIK/Downloads/Comp_Arch_Lab/SCDataPath_Assignment_2/SCDataPath_Assignment_2.srcs/sources_1/i



```
22
23 - module Instruction_Fetch(
24
         input clk,
25
         input reset,
26
        output [31:0] Instruction Code,
27
        input PC_con,
28
         input Jump,
29
         input [31:0] extend,
30
         //output reg [31:0] PC,
        output [31:0] Add_Source_1);
31
32
33
         reg [31:0] PC;
34
35
          wire [31:0] out_1,ALU_out,out,PC_jump;
36
          wire [31:0] Add_Source_2; //Add Source 1 = PC +4;
37
          wire [27:0] Ins_part = Instruction_Code [25:0] <<<2;</pre>
38
39
          assign PC_jump = {Add_Source_1[31:28],Ins_part};
          assign Add_Source_2 = extend<<<2; // arithmetic left shift
40
41
          assign Add_Source_1= PC +4;
42
          assign ALU_out = Add_Source_2 + Add_Source_1;
43
          assign out_1 = PC_con ? ALU_out : Add_Source_1;
          assign out = Jump ? PC_jump : out_1;
44
45
46
          Instruction_Memory al(PC, reset, Instruction_Code);
47
48 🖨
          always @(posedge clk, negedge reset)
49
50 🖨
          begin
51
52 🖨
          if (reset==0)
53
          PC <=0;
54
55
          else
56 🗎
          PC<= out;
57
58 🖨
59
60 endmodule
```

Instruction_Memory.v

```
Instruction Memory.v
 C: Users/KAUSHIK/Downloads/Comp\_Arch\_Lab/SCDataPath\_Assignment\_2/SCDataPath\_Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_Memory.v. Assignment\_2.srcs/sources\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instruction\_1/imports/Comp\_Arch\_Lab/instructio
 Q 📓 🛧 🥕 🐰 📵 🛍 🗙 // 🕫 🔉
23  module Instruction_Memory(
                              input [31:0] PC,
input reset,
                               output [31:0] Instruction Code
                reg [7:0] Mem [55:0]; // Creating 56 memory locations each of 8 bit size.
assign Instruction_Code = [Mem[PC], Mem [PC +1], Mem[PC+2], Mem[PC+3]);
 30 always @(reset)
                begin
                              if (reset == 0)
 34
35
                                           Mem[0] = 8'h00; Mem[1] = 8'h01; Mem[2] = 8'h10; Mem[3] = 8'h20; //add st0.st1.st2 000000 00001 00010 00001000000 ;
 36
37
38
                                           Mem[4] = 8'hac; Mem[5] = 8'h62; Mem[6] = 8'h00; Mem[7] = 8'h20; // sw $t2, 0($t3) 1010|11 001011 010011 010010 0000 0010 0000
                                           Mem[8] = 8'h8c; Mem[9] = 8'h65; Mem[10] = 8'h00; Mem[11] = 8'h00; // lv $t5, 0($t3) 1000|11 00|011 0|0101 0000 0000 0000
 39
40
41
                                           Mem[12] = 8'h00; Mem[13] = 8'h01; Mem[14] = 8'h10; Mem[15] = 8'h24; //and $t0,$t1,$t2 000000 00000 00001 00010 00000100100 ;
                                                                                                                                                                                                                                                                                      //0000 0000 0000 0001 0001 0000 0010 0100
                                           Mem[16] = 8'h00; Mem[17] = 8'h01; Mem[18] = 8'h10; Mem[19] = 8'h25; //or $t0,$t1,$t2 000000 00001 00010 00000 00010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 01010 0101
 44
 45
46
47
                                          48
49
50
                                          0001 0011 1101 1111 0000 0000 0000 0001
                                          51
52
53
```

//0000 0000 0000 0001 0001 0000 0110

Mem[44] = 8'h00; Mem[45] = 8'h01; Mem[46] = 8'h10; Mem[47] = 8'h27; //nor \$t0,\$t1,\$t2 000000 00000 00001 00010 00000100111;

Control.v

```
Control.v
                                                                                              ? _ 🗆 🗷
Q 🛗 🐟 🔏 🖺 🛍 🗶 // 🖩 🔉
18
    // Additional Comments:
21
23 🖯 module Control (Func_Code, RegDst, MemRead, MemtoReg, ALUOp1, ALUOp1, MemWrite, ALUSource, RegWrite, Branch, Branch1, Jump, AL);
24
25
    input [5:0] Func Code;
    output wire RegDst, MemRead, MemtoReg, ALUOp1, ALUOp0, MemWrite, ALUSource, RegWrite, Branch, Branchl, Jump, AL;
27
    reg [11:0] out;
28
    wire [5:0] r=0;
    wire [5:0] lw=35; //100011
    wire [5:0] sw=43; //101011
31
    wire [5:0] beq=4; //000100
    wire [5:0] bne=5; //000101
    wire [5:0] j=2; //000010
34
    wire [5:0] jal=3;//000011
35 always @(Func_Code)
36 ⊖
    begin
37 🖨
       case (Func_Code)
         r : out=12'b100100001000;
38
39
          lw: out=12'b011110000000;
           sw: out=12'bx1x001000000;
41
          beg:out=12'bx0x000100100;
          bne:out=12'bx0x000010100;
42
43
          j: out=12'bxxx000xxxx10;
44
          jal:out=12'bxxx100xxxx11;// 11111 in write register, PC value in write data (32 bit)
45
46 🖒
47 end
    assign {RegDst, ALUSource, MemtoReg, RegWrite, MemRead, MemWrite, Branch, Branchl, ALUOp1, ALUOp1, Jump, AL} = out;
49 A endmodule
```

Register_file.v

```
register_file.v
                                                                                                                       ? _ 🗆 🗗
{\tt C:/Users/KAUSHIK/Downloads/Comp\_Arch\_Lab/SCDataPath\_Assignment\_2:ScDataPath\_Assignment\_2:Srcs/sources\_1/imports/Comp\_Arch\_Lab/register\_file.v.}
23 module register_file(
         input [4:0] Read_Reg_Num_1,
25
          input [4:0] Read_Reg_Num_2,
26
          input [4:0] Write_Reg_Num,
27
          input [31:0] Write_Data,
          output [31:0] Read Data 1
29
          output [31:0] Read_Data_2,
30
          input RegWrite,
          input clk,
32
          input reset
33
          ):
34
35
     reg [31:0] RegMemory [31:0];
36
37
     integer i;
38
39
     assign Read_Data_1 = RegMemory[Read_Reg_Num_1];
40
     assign Read_Data_2 = RegMemory[Read_Reg_Num_2];
41
42 \stackrel{\cdot}{\bigcirc} always @(posedge clk or negedge reset)
43 🖯 begin
44 - if (reset == 0) // if reset is equal to 1 then register file will be refreshed
45 🖨 begin
46 🖨
         for(i=0; i<30; i=i+1)
47 🖨
         RegMemory[i] = 10*i+1;
         RegMemory[30] = 10;
48
49
         RegMemory[31] = 10;
50 🖨 end
51 😑 end
52 🖨 always @(Write_Data)
53 🖯 begin
54 \(\hat{\to}\) if (RegWrite ==1)
55 🖒
         RegMemory[Write_Reg_Num] = Write_Data;
57 🖨 endmodule
```


ALU_Control.v

```
ALU_Control.v
://Users/KAUSHIK/Downloads/Comp_Arch_Lab/SCDataPath_Assignment_2/SCDataPath_Assignm
Q 🛗 🦘 🔏 🖺 🛅 🗙 // 🖩 Ω
19
21
23 module ALU_Control(ALUOp, FuncCode, ALUCtl);
24
25
    input [1:0] ALUOp;
26
    input [5:0] FuncCode;
27
    output reg [3:0] ALUCtl;
28
29
    wire [7:0] In= {ALUOp, FuncCode};
30
31 🖨 always @(*)
32 🖯 begin
33 🖨 casex(In)
        8'b00xxxxxx : ALUCtl <= 4'b0010; //add
35
        8'bxlxxxxxx : ALUCtl <= 4'b0110; //sub
36
        8'blxxx00000 : ALUCtl <= 4'b0010; //add //100000
37
        8'blxxx0010 : ALUCtl <= 4'b0110; //sub //100010
38
        8'blxxx0100 : ALUCtl <= 4'b00000; //and //100100
39
        8'blxxx0101 : ALUCt1 <= 4'b0001; //or //100101
40
        8'blxxx1010 : ALUCtl <= 4'b0111; //slt //101010
41
        8'blxxx0110 : ALUCtl <= 4'b1000; //xor //100110
42
        8'blxxx0111 : ALUCtl <= 4'bl001; //nor //100111
43
        default: ALUCtl <= 4'bl001; //nor
44 🖨 endcase
45 🖨 end
46 @ endmodule
```

Data_Memory.v

```
Project Summary × Data_Memory.v ×
 /Downloads/Comp_Arch_Lab/SCDataPath_Assignment_2/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/SCDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/ScDataPath_Assignment_2.srcs/sources_1/imports/Comp_Arch_Lab/ScDataPath_Assignment_2.srcs/sources_1/imports/ScDataPath_Assignment_2.srcs/sources_1/imports/ScDataPath_Assignment_2.srcs/sources_1/imports/ScDataPath_Assignment_2.srcs/sources_1/imports/ScDataPath_Assignment_2.srcs/sources_1/i
 Q 🕍 ← 🖈 🔏 📵 🛅 🗙 // 🕮 Q
22
23 module Data_Memory(Address,Write_Data,MemWrite,MemRead,Read_Data,clk,reset);
                input [31:0] Address;
 26
                input [31:0] Write_Data; //Data that is to be written into memory in case of store
27
                input MemRead, MemWrite; // From control unit
28
                output reg [31:0] Read_Data; // Data that is read and taken into register in case of load
29
              input clk, reset;
30
31 integer i;
32
33 reg [31:0] mem [127:0];
 35 - always @(*)
36 🖨 begin
 37 🖯 begin
38 🖨
                         for(i=0; i<128; i=i+1)
39 A
                        mem[i] = i+10;
40 <u>←</u> end
41
 42
 43  if (MemWrite==1'b1 && MemRead ==1'b0)
                         mem[Address] = Write_Data;
 45 🖯 else if(MemWrite==1'b0 && MemRead ==1'b1)
 46 🖨
                           Read_Data = mem[Address];
47 ⊝ end
49 🗀 endmodule
```

Testbench:



Output Waveform:

