A very rudimentary and haphazard CPU created in Verilog (not SV!).
Consider this a perpetual work-in-progress.
A very rudimentary and haphazard CPU created in Verilog.
License
Kenny2github/verilog-cpu
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A very rudimentary and haphazard CPU created in Verilog.