
DLX MICROPROCESSOR

DALMASSO LUCA
GAI OMAR



OVERVIEW


32-bit RISC Microprocessor

Pipelined Datapath with 4 stages


Hardwired Control Unit

Hazard detection FSM inside Control Unit for solving RAW Hazards


DATAPATH



CONTROL UNIT



INSIDE THE CONTROL UNIT



ADDITIONAL FEATURES W.R.T BASIC PROJECT

Management of unsigned operations

Addition of some jump instructions


Different load and store operations (byte and halfword)

Additional arithmetic operations

ALU is optimized


RAW Hazards detection


Scripts for automatic Compilation and Synthesis



FETCH UNIT

DECODE UNIT





EXECUTION UNIT

MEMORY UNIT

