Skip to content
This repository has been archived by the owner on Jan 24, 2024. It is now read-only.

dosage is a 20bit single cycle RISC cpu based on harvard architecture

License

Notifications You must be signed in to change notification settings

Mehrdadghassabi/Dosage_cpu

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

What is dosage?

Dosage is a 20bit single cycle RISC cpu based on Harvard architecture with no cache or pipeline,
Dosage have a very simple and reduced instruction set therefor it can be used for educational purpose
Dosage is inspired by Mips & MSW.

More Description

cpu design

We design our cpu in Logisim.

  • go to cpu_design
  • you can see the design by just opening dosage.circ in logisim
  • for programing Dosgae write a Binary Code and put it on instruction memory
  • for executing it just clock the cpu by clicking on it

assembler

Writing Binary code is a real pain for a programmer
and we all prefer writing assembly codes rather than binaries
so whats the solution?? an assembler a program that convert assembly to binaries

  • go to assembler folder
  • write your assembly code and put it on assembly folder
  • run the assembler by (python3 Main.py)
  • your binary code is ready in the hex folder !!!

Hardware description

Can we have dosage in real physical world ??
thanks to field-programmable gate array (FPGA) the answer is yes !! by descripting dosage in verilog language we can have Dosage on fpga board

Compiler design

Writing codes in low level languages like assembly is not enjoyable experiment for a programmer thats what Compiler design all about transfering C codes to assemblies code !! ...

  • we tried to run C on dosage by writing a compiler
  • it doesnt work proparely now and we are working on it

Developed by

this project is developed by group of University of Isfahan students in the compiler design and computer architecture lectures When i was TA there
computer architecture :

  • Amir Arshia Hemat
  • Amir Hossein Sharifian
  • Sonia Abtahi
  • Golnush Asefi

compiler design :

  • Seyed Erfan Nourbakhsh
  • Seyed Amin Hossaini
  • Mohammad Matin Leis Saffar
  • Negar Barooti

special thanks to : Dr.Zojaji & Dr.Beiki

Releases

No releases published

Packages

No packages published

Languages

  • Python 69.2%
  • Verilog 29.2%
  • Other 1.6%