

CSC 230 Assignment 4 Questions

1. a) $R = 1/P = 1 / 200,000,000 \text{ Hz} = 5 \text{ ns}$
- b) $8 \cdot 1 + 4 \cdot 3 + 4 \cdot 2 + 4 \cdot 3 = 40 \text{M cycles}$. $40 \text{M cycles} / 200 \text{M cycles per second} = 0.2 \text{s} = 200 \text{ ms}$
- c) $10 \cdot 1 + 8 \cdot 2 + 2 \cdot 4 + 4 \cdot 3 = 46 \text{M cycles}$. $46 \text{M cycles} / 200 \text{M cycles per second} = 0.23 \text{s} = 230 \text{ ms}$
- d) $\text{Performance(A)} / \text{Performance(B)} = T(B) / T(A) = 230 \text{ ms} / 200 \text{ ms} = 1.15$. Machine A is about 1.15 times as fast as machine B. (i.e. machine A is better)
- e) $\text{CPI} = \text{CPU clock cycles} / \text{instruction count}$
- $\text{CPI(A)} = 40 \text{M cycles} / 20 \text{M instructions} = 2 \text{ cycles per instruction}$
- $\text{CPI(B)} = 46 \text{M cycles} / 24 \text{M instructions} = 1.916666667 \text{ cycles per instruction}$
- f) Machine A increased clock rate = $200 \text{ MHz} \cdot 1.2 = 240 \text{ MHz}$
- New execution time = $40 \text{M cycles} / 240 \text{M cycles per second} = 0.166666667 \text{ s}$
- Speedup is difference in time = $0.2 \text{s} / 0.167 \text{s} = 1.2 \text{ times}$
- g) new cycles = $6 \cdot 1 + 8 \cdot 2 + 2 \cdot 4 + 4 \cdot 3 = 42 \text{M}$
- new execution time: $42 \text{M cycles} / 200 \text{M cycles per second} = 0.21 \text{s} = 210 \text{ ms}$
- h) $\text{MIPS(A)} = 200,000,000 \text{ Hz} / 2 \times 10^6 \text{ cycles per instruction} = 100$
- $\text{MIPS(B)} = 200,000,000 \text{ Hz} / 1.9167 \times 10^6 \text{ cycles per instruction} = 104.347826087$
2. a) Each instruction requires 4 clock cycles since there are 4 different stages. Each stage executes in one clock cycle. $3.2 \cdot 10^9 \text{ ns}$
- b) $(1.25 \cdot 10^9) / 4 = 312.5 \times 10^6 \text{ instructions per second}$
- c) Throughput is instructions per second. n instructions divided by time for n instructions with pipelining i.e. $n / T(k,n) = n / ([k + (n-1)] \cdot P_i) = n / ([4 + (n-1)] \cdot (1/1.25 \cdot 10^9))$. The exact number depends the number of instructions being executed.
- d) $S_k = T(1,n) / T(k,n) = nk / (k + n - 1) = 500,000 \cdot 4 / (4 + 500,000 - 1) = 3.999976$

e) $S_k = T(1,n) / T(k,n) = nk / (k + n - 1) = 1,000,000 \cdot 4 / (4 + 1,000,000 - 1) = 3.999988$

f) The limit as n approaches infinity of $S_k = k / 1$ (by l'Hopital's rule) = 4

g) $CPI(avg) = 1 + b \cdot P_b \cdot P_t = 1 + 10 \cdot 0.15 \cdot 0.5 = 1.75$ cycles per instruction

Execution efficiency = $1 / CPI = 1 / 1.75 = 4 / 7 = 57.1428571\%$

3. a) $\log_2(16,000,000) = 23.93$ so 24 lines

b) Number of blocks is $16M / 32 = 500,000$. Bits needed to address these blocks is

$\log_2(500,000) = 18.93$ so 19

c) Number of lines is $16K / 32 = 500$. Bits needed to address these blocks is $\log_2(500) = 8.97$ so

9.

d) $19 - 9 = 10$. Need 10 bits for tag in direct mapped cache.

e) Need 19 bits for tag in fully-associative cache.

f) $19 - 8 = 11$. Need 11 bits for tag in 2-way set-associative cache.

g) $19 - 7 = 12$. Need 12 bits for tag in 4-way set-associative cache.

h) $T(avg) = h \cdot C + (1-h) \cdot M$

$C = 1 \text{ cycle} / 16M \text{ cycles per second} = 0.000000062 \text{ s} = 62 \text{ ns}$

$M = 16 \text{ cycles} / 16M \text{ cycles per second} = 0.000001 \text{ s} = 1000 \text{ ns}$

$0.9 \cdot 62 + (1 - 0.9) \cdot 1000 = 155.8 \text{ ns}$

i) speedup = no cache / with cache

$1 \cdot 16 / 16000000 / 0.0000001558 = 6.418485237$ times speedup

j) new $T(avg)$ with 50% hit ratio = $0.5 \cdot 62 + (1 - 0.5) \cdot 1000 = 531 \text{ ns}$

new speedup = $1 \cdot 16 / 16000000 / 0.000000531 = 1.883239171$ times speedup