Experiments of the digital logic design laboratory course at university of Tehran.
-
Notifications
You must be signed in to change notification settings - Fork 0
Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.
License
MisaghM/Digital-Logic-Design-Lab-Experiments
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.
Topics
Resources
License
Stars
Watchers
Forks
Languages
- Verilog 100.0%