## **EECS 140 Scrolling Display1**

Scrolling 7-Segment Display Output

#### **Contents**

- 1 Objectives
  - 1.1 Quiz
- 2 Block Diagram
- 3 Components in design
- 3.1 Source1: clock divider
  - 3.2 Source2: Counter
  - 3.3 Source3-6: Display\_Drivers
  - 3.4 Source7: LEDdisplay.vhd
  - 3.5 Source8: Toplevel.vhd
  - 3.6 toplevel.XDC
  - 3.7 Lab report

## **Objectives**

The objective of this laboratory exercise is for you to learn how to use modular design in VHDL to display a scrolling phrase up to 16 characters long on the 4 7-segment displays on the Basys 3 board.




Figure 1: Seven Segment Display

### Quiz

Please answer the following questions and submit to your TA at the start of the lab:

- 1. (Current Lab) What components will be used in completing this lab?
- 2. How many connections (signals) will connect the counter to the display driver?
- 3. How will we test the result of this lab?

## **Block Diagram**




Figure 2: Flow Chart of Scrolling Display

Click here to access the block diagram (Higher Quality)

# Components in design

### Source1: clock\_divider

This component is responsible to take the on-board 450MHz clock input and divide it so that the period of the resulting clock is about 1 sec. We will call this new clock as <code>message\_clk</code>. This will control how fast or slow your message will scroll on the 4 7-segment displays. You can test this component by hooking it up to an LED (say LD0) and make sure it blinks every 1 second or so).

■ Input : clk (std logic)

Output : message clk (std logic)

architecture Behavioral of clock\_divider is

```
--Create a signal called "count" (26 bit vector). That is signal declaration.
--Look at the code snippet below which is a counter that depends on clock signal.

begin
process(clk)
begin
if (clk'event and clk='1') then
count <= count + 1;
end if;
end process;

--Assign the 24th bit of the signal count to the output message_clk.

end Behavioral;
```

Remember to add std\_logic\_unsigned to your IEEE Library in top of your VHDL files as follow:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
```

#### **Source2: Counter**

• Add std logic unsigned to your IEEE Library in top of your VHDL files as follow:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
```

You will then design a 4-bit counter that runs at the rate of message\_clk (the output of the clock divider is now the clock input of the counter). The output will be a 4-bit vector called counter\_output. The counter also has extra inputs: enable, initial\_value, clear\_n, and load\_n.

- If enable is on (positive logic, On = '1'), the counter increments its value with time, else it remains at the same value.
- When clear\_n is '0' (\_n = negative logic, On = '0'), the counter resets to zero "0000"
- initial value is a 4-bit signal that contains an initial value to be loaded into the counter (std logic vector)
- load n (negative logic) loads the initial value input signal into the counter
- counter output is the 4-bit counter output (std logic vector)

```
architecture Behavioral of counter is
signal counter_signal:std_logic_vector(3 downto 0) :="0000";
begin
process (clock, clear_n)
begin
   if clear n='0' then
     counter_signal <= (others=>'0');
   elsif (clock'event and clock='1') then
     if load_n = '0' then
     counter_signal <=initial_value;</pre>
     else
     if enable ='1' then
     counter_signal <= counter_signal +1;</pre>
     counter_signal <= counter_signal;</pre>
     end if;
   end if;
   end if;
end process;
```

```
counter_output <= counter_signal;
end Behavioral;</pre>
```

### Source3-6: Display\_Drivers

You will now create 4 display\_drivers. Use 'when' statements as we did in lab 7 (click here to look at the display\_driver.vhd from lab 7). Note that this was done to display 0 thru F on the 7-segments. You should modify it for your message. Think about how to write the 4 display drivers so that your message "scrolls" on the 4 displays from left to right.

- NOTE: The 4 copies of display driver source files should have different entity names! (Ex: display\_driver1, display\_driver2 etc), but the port names can remain same.
- Display your name or any creative phrase similar to the example below, has to be unique to you to score points

```
- - - E
- - E E C
E E C S
E C S - -
C S - - E
- - E E
- E E C
E E C S
E C S - -
C S - -
E C S - E
- - E E
- - E E
- - E E
```

Each column above corresponds to each display driver

### Source7: LEDdisplay.vhd

This component is used to switch between the outputs of display\_driver1, display\_driver2, display\_driver3, and display driver4.

LEDdisplay.vhd

#### **Source8: Toplevel.vhd**

You now will write a toplevel structural VHDL module for the block diagram provided. You will need to declare the above components and instantiate (port map) them to reflect the interconnections shown on the handout.

- 1. Create Toplevel entity with required input and output ports. (clk, segments (7bits), anodes(4bits), enable, load, clear, initialvalue(4bits))
- 2. Declare components clock divider, counter, Display drivers 1 to 4, LEDdisplay
- 3. Declare Signals m\_clk, cnt\_out, sig\_segments1,sig\_segments2,sig\_segments3,sig\_segments4 (which are neither inputs nor outputs) required for

toplevel.

```
Syntax: signal signal_name: std_logic; --for signals which store 1 bit values
signal signal_name: std_logic_vector(N downto 0); --for signals which store a vector of bits of length N+1;
```

1. Component instantiation/ port mapping for above declared components.

2. All the ports defined in Toplevel.vhd should be mapped using constraints file to implement the design.

#### toplevel.XDC

Before you create constraints file right click on your toplevel.vhd file under sources and set it as top file.

```
NOTE: All PORTS defined in Toplevel entity should be declared in the contraints file as well.
```

Basys3 Constraints

## Lab report

Write your lab report as per the instructions by TA.

Retrieved from "https://wiki.ittc.ku.edu/ittc wiki/index.php?title=EECS 140 Scrolling Display1&oldid=22981"

■ This page was last edited on 5 February 2021, at 14:56.