

EECS 140: Lab 8

Lab08: Four Bit Adder with Double 7-Segment Display

Morgan Bergen

KUID: 3073682

Date submitted: 11/16/2022

1. Introduction and Background

The purpose of this lab is to create a binary 4-bit adder and display the result on two 7-segment outputs and a multiplier. This is done by using Xilinx, and from the previous lab, we then connect the result of the adder to the input of your display drivers. Then there after we programmed the circuit design to the board and tested proper functionality of the circuit, to find out the equation we used K-mapping and Sum of Products that led us to the output, specially the S and C outputs. We also learned about VHDL code modularization.

2. Implementation Process

The implementation process entailed

step 1: vhdl tutorial

we needed to defined the VHDL modular design and starting with the component definitions

step 2: ripple carry adder design

we used the source files to define the

bit_full_adder.vhd

display_driver.vhd

led_display.vhd

top_level.vhd

step 3: 7 segment display

step 4: top-level.vhd

- we made sure to use the 1-bit full adder to create the signal assent for the sum and carry
- defined the 4-bit inputs and 7-bit controlling 7 segment output for the 7-segment display
- defined the LED display, this was defined by the display_driver
- we then provided a toplevel.vhd file and port map for the components

step 5: XDC file for top level

- we declared and defined the ports in the entity declared in the constraints file.

step 6: download the board

step 7: evaluate and correct

The following screenshots demonstrate the implementation details of the full_bit_adder.vhd, constraints.vhd, display_driver.vhd, LED_display.vhd, and top_level.vhd from page 4 - 12.

The equipment that was required was the basics of what we have been using in the previous labs which were the vivado software and the basys 3 board. Family: Artix-7, Package: CPG236, Speed: -1 Part: xc7a35tcbg236-1

3. Evaluation Process

We needed to change inputs using the slide switches and make sure that we have the correct corresponding output. If we found that we did not have the correct output we probably would have to verify that our assignments are correct.

4. Results & Discussion

Switches were set to all 1s and 7-segment display was finally showing an E1.

5. Conclusions and Recommendations

This lab helps me learn the modularity design practices of VHDL to create a real world application and implement an adder unit into the FPGA chip and display the addition results. Upon using the 4-bit adder circuit I learned how to connect the result of the adder to the input of my display driver and design the circuit design to ensure the functionality is working properly.

Note: You will need to create new project in H:// (as in the earlier labs) and provide these details:
Family: Artix-7, Package: CPG236, Speed: -1 Part: xc7a35tcbg236-1

bit_full_adder1.vhd


The screenshot displays the Vivado 2019.2 IDE interface. The main window shows the VHDL code for the `bit_full_adder1` entity. The code is as follows:

```
1  -- Target Devices:
2  -- Tool versions:
3  -- Description:
4  --
5  -- Dependencies:
6  --
7  -- Revision:
8  -- Revision: 0.01 - File Created
9  -- Additional Comments:
10 --
11
12
13
14
15
16
17
18
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 ---- Uncomment the following library declaration if instantiating...
26
27
28
29
30 entity bit_full_adder is
31   Port (
32     A : in STD_LOGIC;
33     B : in STD_LOGIC;
34     Cin : in STD_LOGIC;
35     S : out STD_LOGIC;
36     Cout : out STD_LOGIC
37   );
38 end bit_full_adder;
39
40 architecture Behavioral of bit_full_adder is
41 begin
42   S <= A XOR B XOR Cin;
43   Cout <= (A AND B) OR (B AND Cin) OR (Cin AND A);
44 end Behavioral;
```



The Project Manager on the left shows the project structure, including the Sources window with the `bit_full_adder1.vhd` file. The Design Runs table at the bottom shows the synthesis and implementation status:

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constraints_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Synthesis Default Reports (Vivado Synthesis 2019)
impl_1	constraints_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Implementation Default Reports (Vivado Implementation 2019)



led_display





led_display continued





led_display continued





display driver



top_level



top_level continued



top_level continued

The screenshot displays the Vivado 2019.2 IDE interface. The top menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, View, and Help. The Flow Navigator on the left shows the project hierarchy: PROJECT MANAGER, Settings, Add Sources, Language Templates, IP Catalog, IP INTEGRATOR, Create Block Design, Open Block Design, Generate Block Design, SIMULATION, Run Simulation, RTL ANALYSIS, Open Elaborated Design, SYNTHESIS, Run Synthesis, Open Synthesized Design, IMPLEMENTATION, Run Implementation, Open Implemented Design, PROGRAM AND DEBUG, Generate Bitstream, and Open Hardware Manager.

The central area is divided into three main sections:

- Sources:** Shows the project sources, including Design Sources (2), Constraints (1), and Simulation Sources (2). The selected source is `cons.xdc`.
- Source File Properties:** Displays properties for `cons.xdc`, including Location (H:/Documents/EECS140-Lab/lab08/lab08.xpr), Type (XDC), Size (2.5 KB), Modified (Today at 21:11:06 PM), Copied to (H:/Documents/EECS140-Lab), and Read-only (No).
- Code Editor:** Shows the VHDL code for `Toplevel.vhd`. The code defines a 4-bit full adder and an LED display driver. The code is as follows:

```
100  CIn=> c1,
101  S=> s2,
102  Cout=> c2);
103
104  ifa: bit_full_adder
105  port map (
106    A=>SW(3),
107    B=>SW(7),
108    CIn=> c2,
109    S=> s3,
110    Cout=> c3);
111
112
113
114  LEDdisplay0: LEDdisplay
115  port map (
116    clk => clk,
117    seg0 => sig_segments2,
118    seg1 => sig_segments1,
119    seg2 => sig_segments3,
120    seg3 => sig_segments4,
121    seg => segments,
122    an => anodes);
123
124
125  display_driver0: display_driver port map (inputs(0)>=s0 , inputs(1)>=s1, inputs(2)>=s2, inputs(3)>=s3, seg_out=> sig_segment1);
126  display_driver1: display_driver port map (inputs(0)>=c3 , inputs(1)>='0', inputs(2)>='0', inputs(3)>='0', seg_out=> sig_segment2);
127
128  -- port mapping for 7 segment display is provided here. use this example to write the port mapping statements for 4 bit_full_adder 's and LEDdisplay HERE
129
130
131  end Behavioral;
132
133
134
```

The bottom section shows the Tcl Console, Messages, Log, and Reports. The Design Runs table is visible, showing the status of the synthesis and implementation runs.

Name	Constraints	Status	WH0	TH0	WH8	TH8	TPW8	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constraints_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Synthesis Default Reports (Vivado Synthesis 2019)
impl_1	constraints_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Implementation Default Reports (Vivado Implementation 2019)

constraints file

