EECS 140: Lab 8

Lab08: Four Bit Adder with Double 7-Segment Display

Morgan Bergen

KUID: 3073682

Date submitted: 11/16/2022

1. Introduction and Background

The purpose of this lab is to create a binary 4-bit adder and display the result on two 7-segment outputs and a multiplier. This is done by using Xilinx, and from the previous lab, we then connect the result of the adder to the input of your display drivers. Then there after we programmed the circuit design to the board and tested proper functionality of the circuit, to find out the equation we used K-mapping and Sum of Products that led us to the output, specially the S and C outputs. We also learned about VHDL code modularization.

2. Implementation Process

The implementation process entailed

step 1: vhdl tutorial

we needed to defined the VHDL modular design and starting with the component definitions

step 2: ripple carry adder design

we used the source files to define the

bit full adder.vhd

display driver.vhd

led display.vhd

top level.vhd

step 3: 7 segment display

step 4: top-level.vhd

- we made sure to use the 1-bit full adder to create the signal assent for the sum and carry
- defined the 4-bit inputs and 7-bit controlling 7 segment output for the 7-segment display
- defined the LED display, this was defined by the display driver
- we then provided a toplevel.vhd file and port map for the components

step 5: XDC file for top level

- we declared and defined the ports in the entity declared in the constraints file.

step 6: download the board

step 7: evaluate and correct

The following screenshots demonstrate the implementation details of the full_bit_adder.vhd, constraints.vhd, display driver.vhd, LED display.vhd, and top level.vhd from page 4 - 12.

The equipment that was required was the basics of what we have been using in the previous labs which were the vivado software and the basys 3 board. Family: Artix-7, Package: CPG236, Speed: -1 Part: xc7a35tcpg236-1

3. Evaluation Process

We needed to change inputs using the slide switches and make sure that we have the correct corresponding outlet. If we found that we did not have the correct output we probably would have to verify that our in assignments are correct.

4. Results & Discussion


Switches were set to all 1s and 7-segment display was finally showing an E1.

5. Conclusions and Recommendations


This lab helps me learn the modularity design practices of VHDL to create a real world application and implement an adder unit into the FPGA chip and display the addition results. Upon using the 4-bit adder circuit I learned how to connect the result of the adder to the input of my display driver and deign the circuit design to ensure the functionality is working properly.


Note: You will need to create new project in H:// (as in the earlier labs) and provide these details: Family: Artix-7, Package: CPG236, Speed: -1 Part: xc7a35tcpg236-1

bit_full_adder1.vhd





led display







led_display continued







led_display continued







display driver







top_level






top level continued





top_level continued



constraints file

