Experienced RTL Design Engineer & FPGA/SoC Developer
-
07:40
(UTC -12:00) - https://www.upwork.com/freelancers/majiidd17
- in/muhammadmajiid
Block or Report
Block or report MuhammadMajiid
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
MIPS-Processor
MIPS-Processor PublicImplementation of 32-bit MIPS-processor using SystemVerilog HDL
SystemVerilog 5
-
-
Image-Processing
Image-Processing PublicImplementing image processing algorithms using Verilog HDL.
Verilog 1
-
UART-Contributor
UART-Contributor PublicForked from alimorgaan/UART
Contributor of implementing UART transmitter using Verilog
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.