

Universal Configuration Manager

Quickstart Guide

Product Info	
Product Manager	Sven Meier
Author(s)	Sven Meier
Reviewer(s)	-
Version	1.1
Date	07.02.2020

Copyright Notice

Copyright © 2020 NetTimeLogic GmbH, Switzerland. All rights reserved.

Unauthorized duplication of this document, in whole or in part, by any means, is prohibited without the prior written permission of NetTimeLogic GmbH, Switzerland.

All referenced registered marks and trademarks are the property of their respective owners

Disclaimer

The information available to you in this document/code may contain errors and is subject to periods of interruption. While NetTimeLogic GmbH does its best to maintain the information it offers in the document/code, it cannot be held responsible for any errors, defects, lost profits, or other consequential damages arising from the use of this document/code.

NETTIMELOGIC GMBH PROVIDES THE INFORMATION, SERVICES AND PRODUCTS AVAILABLE IN THIS DOCUMENT/CODE "AS IS," WITH NO WARRANTIES WHATSOEVER. ALL EXPRESS WARRANTIES AND ALL IMPLIED WARRANTIES, INCLUDING WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF PROPRIETARY RIGHTS ARE HEREBY DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT SHALL NETTIMELOGIC GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL, SPECIAL AND EXEMPLARY DAMAGES, OR ANY DAMAGES WHATSOEVER, ARISING FROM THE USE OR PERFORMANCE OF THIS DOCUMENT/CODE OR FROM ANY INFORMATION, SERVICES OR PRODUCTS PROVIDED THROUGH THIS DOCUMENT/CODE, EVEN IF NETTIMELOGIC GMBH HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

IF YOU ARE DISSATISFIED WITH THIS DOCUMENT/CODE, OR ANY PORTION THEREOF, YOUR EXCLUSIVE REMEDY SHALL BE TO CEASE USING THE DOCUMENT/CODE.

Overview

NetTimeLogic's Universal Configuration Manager is an open source solution for configuring and supervising all NetTimeLogic's IP cores. It allows to configure the configuration registers of the individual cores and allows to supervise the status of the cores. Some cores allow real-time monitoring of status information and can show this in a graph (e.g. PTP). The connection between the host and the target is done via UART (often USB USART) or Ethernet and has its own protocol running on it. The GUI can detect all instantiated cores in the systems and their AXI base addresses at runtime and will provide tabs for the individual cores. The solution consists of two parts, an FPGA part and a GUI part. The FPGA part allows the access to the registers, provides information about the cores in the system and makes a protocol and interface conversion between UART or Ethernet and AXI. The GUI part is the frontend for the user, it abstracts the UART or Ethernet interface and the individual registers and does the data presentation. Multiple instances of the tool can run in parallel and allow configuration and monitoring of multiple systems. Multiple instances of the same core in a system are handled and can be configured individually.

Key Features:

- Open Source GUI
- HW/SW co-solution
- Configuration of the cores via UART or Ethernet
- Status monitoring of the cores via UART or Ethernet
- Register access to all AXI addresses in the system (also 3rd party)
- Auto detection of available cores and base addresses
- Proprietary protocol for the UART connection, can also be done from a terminal
- Multiple systems and multiple cores in a system support
- Loading of configurations from a file (plain ASCII)
- Logging of all accesses
- QT based

Revision History

This table shows the revision history of this document.

Version	Date	Revision
1.0	08.08.2018	First release
1.1	07.02.2020	Added note to install WinPcap or Npcap in WinPcap API

Table 1: Revision History

Content

1	INTRODUCTION	7
1.1	Context Overview	7
1.2	Function	7
2	GETTING STARTED	8
2.1	Connect Device	8
2.1.1	UART	8
2.1.2	Ethernet	8
2.2	Config Tap	9
2.2.1	Connect to device via UART	9
2.2.2	Connect to device via Ethernet	10
2.2.3	Opened Device and Taps	11
2.3	Advanced Tap	13
2.3.1	Log	13
2.3.2	Access to individual registers	14
2.3.3	Save and Open Config	15
2.4	Core Taps	18
2.4.1	Choose Core Instance	18
2.4.2	Read Configuration	19
2.4.3	Write Configuration	19
2.4.4	Auto Refresh	21

Definitions

Definitions	
Config	A set of parameters that can be stored in a file
Tap	A part of the GUI which shows some parts of the design

Table 2: Definitions

Abbreviations

Abbreviations	
AXI	AMBA4 Specification (Stream and Memory Mapped)
FPGA	Field Programmable Gate Array
IRQ	Interrupt, Signaling to e.g. a CPU
PPS	Pulse Per Second
TS	Timestamp
CLK	Clock
CC	Counter Clock
UCM	Universal Configuration Manager
VHDL	Hardware description Language for FPGA's

Table 3: Abbreviations

1 Introduction

1.1 Context Overview

NetTimeLogic's Universal Configuration Manager is meant as a solution for configuring and supervising all NetTimeLogic's IP cores. It allows to configure the configuration registers of the individual cores and allows to supervise the status of the cores. The connection between the host and the target is done via UART (often USB UART) or Ethernet (depending on the hardware setup) and has its own protocol running on it. The solution consists of two parts, an FPGA part and a GUI part. The FPGA part allows the access to the registers, provides information about the cores in the system and makes a protocol and interface conversion between UART and AXI. The GUI part is the frontend for the user, it abstracts the UART interface and the individual registers and does the data presentation. Multiple instances of the tool can run in parallel and allow configuration and monitoring of multiple systems. Multiple instances of the same core in a system are handled and can be configured individually.




Figure 1: Context Block Diagram

1.2 Function

The Universal Configuration Manager allows to read and write registers via an FPGA configuration block which converts between a proprietary UART protocol and AXI. It first tries to connect to the configuration core and asks for a specific acknowledge. If it received the expected acknowledge it reads the configuration ROM in the configuration core to get the information about the instantiated cores like base address and instance number. This register map is then shown and the

individual tabs of the instantiated cores are shown. Then in the individual tabs the registers can be written and read. The registers are shown as fields with a meaningful value and therefore are abstracted from the individual addresses and bits. For some of the cores also an auto refresh functionality is available which polls the registers in a fixed interval (1 s)

2 Getting Started

Note: Make sure, that you installed WinPcap (<https://www.winpcap.org/>) or Npcap (<https://nmap.org/npcap/>). When using Npcap make sure you install Npcap in the WinPcap Api mode.

2.1 Connect Device

2.1.1 UART

1. Given that design contain a Conf IP Core from NetTimeLogic in UART mode, connect your device via UART (or in most cases USB to UART) to the PC where you run the Universal Configuration Manager
2. Check the UART Port the device has enumerated (COMx)
3. Start the Universal Configuration Manager

2.1.2 Ethernet

1. Given that design contain a Conf IP Core from NetTimeLogic in Ethernet mode, connect your device via an Ethernet cable to the PC where you run the Universal Configuration Manager (can also go over a Switch but not router)
2. Remember the configured IP of the device
3. Start the Universal Configuration Manager

2.2 Config Tap

2.2.1 Connect to device via UART

1. When started the Universal Configuration Manager checks for all available COM ports and lists them




Figure 2: UART Ports

2. Select the correct COM port from the list and press "Open" (this will start the connection with the device and checks if a known device is connected).

2.2.2 Connect to device via Ethernet

1. The Universal Configuration Manager can also connect to a device via Ethernet. For this on the device side the IP has be known




Figure 3: Ethernet Ports

2. Enter the IP of your device and press “Open” (this will start the connection with the device and checks if a known device is connected).

2.2.3 Opened Device and Taps

1. During opening, the Universal Configuration Manager will check for all available NetTimeLogic IP cores in the design and will list them together with their base addresses and types (the list depends on your cores, the figure below is just an example you may have less, more or different cores instantiated and different base addresses)




Figure 4: Available Cores

2. Now the individual cores can be configured in their respective Taps (the list depends on your cores, the figure below is just an example you may have less, more or different cores instantiated)




Figure 5: Available Taps

2.3 Advanced Tap

2.3.1 Log

1. When connected a log is shown of all commands and events that happen (some errors might appear when some registers are not available due to IP core configurations)
2. The log can be cleared or be saved to a file, for that a file name has to be entered in the "Save Log File" field.




Figure 6: Debug Logs

2.3.2 Access to individual registers

1. It allows to access also registers individually (also to thirdparty cores not listed in the Address Map) by first entering the register address with base address in hex into the “Address” field and the pressing “Read Value” or “Write Value” buttons. For a write a value in hex has to be entered to the “Value” field as well. Check the IP cores register map to see which registers are available.

WARNING if you enter an address range which is not available it will stall and the FPGA needs a reset as well as a reconnection from the Universal Configuration Manager. This is because AXI has per definition no timeout and will wait for the access to complete forever (which will never happen).




Figure 7: Access individual registers

2.3.3 Save and Open Config

1. You can load a configuration from a file rather than configuring each core again individually, for this enter a configuration file in the “Load Config File” field first and then press “Load Config”.
2. Once configured a popup will occur that it has completed, now the cores are configured.




Figure 8: Load configuration

3. To save a configuration, first enter a configuration file in the “Save Config File” field
4. Then press “Clear Log”. This is important since it will just extract the write commands from the log.





Figure 9: Save configuration file

5. Go to the individual Core taps change the configurations you want and press “Write Values”, do this for all cores you want to configure.



NetTimeLogic GmbH - Universal Configuration Manager

File | Config | Advanced | RTC Master | CLK Clock | PPS Slave | TOD Slave | PTP Oc

Version: 0x01030000 | Vlan: 0x0000 | Vlan Enabled: ☐ | Profile/Layer: Default | Layer: 3 | P2P: ☒ Enabled

Instance Nr: 1 | Read Values | **Write Values** | Start Refresh

IP: 192.168.0.1

Peer Delay Graph: X-axis (0-19), Y-axis (0-100). Data points are approximately: (0, 10), (2, 10), (4, 10), (6, 10), (8, 10), (10, 10), (12, 10), (14, 10), (16, 10), (18, 10).

Offset Graph: X-axis (0-19), Y-axis (-100 to 100). Data points are approximately: (0, 0), (2, 0), (4, 0), (6, 0), (8, 0), (10, 0), (12, 0), (14, 0), (16, 0), (18, 0).

Default Dataset: Clock Id: 00:01:02:ff:fe:03:04:05 | Domain: 0x00 | Priority 1: 0x80 | Priority 2: 0x80 | Accuracy: 254 | Class: 0xf8 | Short Id: 0x0000 | Inaccuracy: 50 | Nr of Ports: 1 | Two Step: ☐

Port Dataset: Peer Delay: 14 | State: MASTER | PDelayReq Log Msg Interval: 0 | DelayReq Log Msg Interval: 0 | Announce Log Msg Interval: 1 | Announce Receipt Timeout: 3 | Sync Log Msg Interval: 0 | Set Custom Intervals: ☐


Current Dataset: Steps Removed: 0 | Offset: 0 | Delay: NA

Parent Dataset: Parent Clock Id: 01:02:ff:fe:03:04:05.0000 | GM Clock Id: 00:01:02:ff:fe:03:04:05 | GM Priority 1: 0x80 | GM Priority 2: 0x80 | GM Accuracy: 254 | GM Class: 0xf8 | GM Short Id: 0x0000 | GM Inaccuracy: 50 | NW Inaccuracy: 0

Time Properties Dataset: Time Source: 0xa0 | PTP Timescale: ☒ | Freq Traceable: ☐ | Time Traceable: ☐ | Leap 59: ☐ | Leap 61: ☐ | UTC Offset Val: ☐ | UTC Offset: 25 | Current Offset: 0 | Jump Seconds: 0 | Next Jump: 0 | Display Name: PTP

Figure 10: Write configuration

6. Go back to the “Advanced” tap and press “Save Config”



NetTimeLogic GmbH - Universal Configuration Manager

File | Config | Advanced | RTC Master | CLK Clock | PPS Slave | TOD Slave | PTP Oc

Read Value | Write Value | Address: 0x2000000C | Load Config File: NA | Browse | Load Config | Clear Log | Value: 0x01020000 | Save Config File: NA | Browse | **Save Config** | Save Log | Save Log File: NA | Browse

Debug Log

```

VERBOSE: sent command: $RC,0x50000500*75
VERBOSE: received command: $RR,0x50000500,0x80000000*08
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000504*71
VERBOSE: received command: $RR,0x50000504,0x01901A0*7C
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000508*7d
VERBOSE: received command: $RR,0x50000508,0x00000000*08
INFO: Read Register:
VERBOSE: sent command: $RC,0x5000050c*26
VERBOSE: received command: $RR,0x5000050c,0x00000000*73
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000510*74
VERBOSE: received command: $RR,0x50000510,0x00000000*01
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000514*70
VERBOSE: received command: $RR,0x50000514,0x00000000*05
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000518*7c
VERBOSE: received command: $RR,0x50000518,0x00000003*0A
INFO: Read Register:
VERBOSE: sent command: $RC,0x5000051c*27
VERBOSE: received command: $RR,0x5000051c,0x00505450*73
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000520*77
VERBOSE: received command: $RR,0x50000520,0x00000000*02
INFO: Read Register:
VERBOSE: sent command: $RC,0x50000524*73
VERBOSE: received command: $RR,0x50000524,0x00000000*06
INFO: Read Register:
VERBOSE: sent command: $RC,0x5000000c*73
VERBOSE: received command: $RR,0x5000000c,0x01030000*74
  
```

Figure 11: Save configuration

- This will create a configuration file, which can be opened in a text editor as well and modified there since the config is in ASCII text:

E.g.

```
$WC,0x200000008,0x00000004
```

- ⇒ \$WC: this is the write command
- ⇒ 0x200000008: is the address
- ⇒ 0x00000004: is the value

2.4 Core Taps

In the individual core taps the configurable fields are shown, some of them are read only in the core and a write will not have an effect and will be overwritten by the next read in the field.

2.4.1 Choose Core Instance

Each core can be instantiated multiple time in the design therefore the instance has to be chosen.

- Choose the instance of the core to work on. Per default instance 1 is chose which is the normal case if you only have one core instantiated




Figure 12: Load configuration

2.4.2 Read Configuration

2. Always do a read first to get the current configuration by pressing the “Read Value” button




Figure 13: Read configuration

2.4.3 Write Configuration

1. Change the configuration and press the “Write Value” button when done.
The write will be done and followed by an immediate read

NetTimeLogic GmbH - Universal Configuration Manager

File

Config Advanced RTC Master CLK Clock PPS Slave TOD Slave PTP Oc

Version: 0x01030000 Vlan: 0x0000

Instance Nr: 1

Read Values Write Values

Start Refresh

Profile/Layer: Default

Layer: 3

PP: P2P

IP: 192.168.0.1

Enabled

Peer Delay

Offset

Default Dataset

Clock Id: 00:01:02:ff:fe:03:04:05

Domain: 0x00

Priority 1: 0x80

Priority 2: 0x80

Accuracy: 254

Class: 0xf8

Short Id: 0x0000

Inaccuracy: 50

Nr of Ports: 1

Two Step: ☐

Port Dataset

Peer Delay: 14

State: MASTER

PDelayReq Log Msg Interval: 0

DelayReq Log Msg Interval: 0

Announce Log Msg Interval: 1

Announce Receipt Timeout: 3

Sync Log Msg Interval: 0

Set Custom Intervals: ☐

Current Dataset

Steps Removed: 0

Offset: 0

Delay: NA

Parent Dataset

Parent Clock Id: 01:02:ff:fe:03:04:05.0000

GM Clock Id: 00:01:02:ff:fe:03:04:05

GM Priority 1: 0x80

GM Priority 2: 0x80

GM Accuracy: 254

GM Class: 0xf8

GM Short Id: 0x0000

GM Inaccuracy: 50

NW Inaccuracy: 0

Time Properties Dataset

Time Source: 0xa0

PTP Timescale: ☒

Freq Traceable: ☐

Time Traceable: ☐

Leap 59: ☐

Leap 61: ☐

UTC Offset Val: ☐

UTC Offset: 25

Current Offset: 0

Jump Seconds: 0

Next Jump: 0

Display Name: PTP

Figure 14: Write configuration

2.4.4 Auto Refresh

1. Some of the Core taps have also an auto refresh functionality which reads all the registers of the core every second and will also start to draw graphs on specific values. Whenever the “Start Refresh” button is pressed the graphs are cleared and will start again.




Figure 15: Start Refresh

2. When pressed “Start Refresh” is pressed the button will turn into “Stop Refresh” which can be pressed to stop auto refreshing. During an auto refresh reading and writing is disabled.




Figure 16: Stop Refresh

A List of tables

Table 1:	Revision History.....	4
Table 2:	Definitions.....	6
Table 3:	Abbreviations	6

B List of figures

Figure 1:	Context Block Diagram	7
Figure 2:	UART Ports.....	9
Figure 3:	Ethernet Ports	10
Figure 4:	Available Cores.....	11
Figure 5:	Available Taps.....	12
Figure 6:	Debug Logs	13
Figure 7:	Access individual registers	14
Figure 8:	Load configuration	15
Figure 9:	Save configuration file	16
Figure 10:	Write configuration	17
Figure 11:	Save configuration.....	17
Figure 12:	Load configuration	19
Figure 13:	Read configuration	19
Figure 14:	Write configuration	20
Figure 15:	Start Refresh.....	21
Figure 16:	Stop Refresh	22