/
default.nix
51 lines (43 loc) · 1016 Bytes
/
default.nix
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
{ lib
, stdenv
, fetchFromGitHub
, fetchpatch
, bison
, flex
, verilog
, which
}:
stdenv.mkDerivation rec {
pname = "vhd2vl";
version = "unstable-2022-12-26";
src = fetchFromGitHub {
owner = "ldoolitt";
repo = pname;
rev = "869d442987dff6b9730bc90563ede89c1abfd28f";
sha256 = "sha256-Hz2XkT5m4ri5wVR2ciL9Gx73zr+RdW5snjWnUg300c8=";
};
nativeBuildInputs = [
bison
flex
which
];
buildInputs = [
verilog
];
# the "translate" target both (a) builds the software and (b) runs
# the tests (without validating the results)
buildTargets = [ "translate" ];
# the "diff" target examines the test results
checkTarget = "diff";
installPhase = ''
runHook preInstall
install -D -m755 src/vhd2vl $out/bin/vhd2vl
runHook postInstall
'';
meta = with lib; {
description = "VHDL to Verilog converter";
homepage = "https://github.com/ldoolitt/vhd2vl";
license = licenses.gpl2Plus;
maintainers = with maintainers; [ matthuszagh ];
};
}