```
1
      module UART_FPGA_TX
 3
         parameter UART_BAUD_RATE=9600,//baud
 4
5
6
7
          parameter CLOCK_FREQUENCY=50000000,//IN_CLOCK frequency
          parameter PARITY=1,
          //parameter of parity bit in package
          //PARITY==0 :
                            package without parity bit
 8
9
          //PARITY==1:
                            package contains parity bit
          //PARITY==2 :
                            package contains odd bit
10
          parameter NUM_OF_DATA_BITS_IN_PACK=8,
          //number of data bits in package
12
          parameter NUMBER_STOP_BITS=2
13
          //number of stop bits in package
14
         parameter CLKS_PER_BIT_LOG_2=$clog2(CLOCK_FREQUENCY/UART_BAUD_RATE),
//the number of bits for the register of the main counter
15
         parameter NUM_OF_DATA_BITS_IN_PACK_LOG_2=$clog2(NUM_OF_DATA_BITS_IN_PACK)
//the number of bits for the register of bit counter
16
17
18
19
20
          input
                                                          IN_CLOCK,
                                                                                //input
      clock
21
                                                          IN_TX_LAUNCH,
                                                                                //input launch port
         input
22
         input [NUM_OF_DATA_BITS_IN_PACK-1:0]
                                                                                 //input data package for
                                                          IN_TX_DATA,
      transmit
23
                                                                                //output TX bus active
                                                          OUT_TX_ACTIVE,
          output reg
                                                                                 //output TX port
24
                                                          OUT_TX_SERIAL,
         output reg
25
         output reg
                                                          OUT_TX_DONE,
                                                                                //briefly set when packet
      transfer ends
26
                                                          OUT_STOP_BIT_ACTIVE, //set when a start bit is
         output reg
      transmitted
27
                                                          OUT_START_BIT_ACTIVE //set when a stop bit is
         output reg
      transmitted
28
29
30
         //finit state machine (FSM)
         localparam CLKS_PER_BIT = CLOCK_FREQUENCY/UART_BAUD_RATE ;
31
         //the number of IN_CLOCK cycles of the main generator
32
33
34
35
36
37
38
39
         //for the transmission of one data bit
        localparam STATE_WAIT
                                             = 3'b000;//wait set IN_TX_LAUNCH
        localparam STATE_TX_START_BIT = 3'b001;//transmit start bit localparam STATE_TX_DATA_BITS = 3'b001;//transmit data bits
                                            = 3'b101;//transmit parity bit
= 3'b011;//transmit stop bit
         localparam STATE_PARITY_BIT
         localparam STATE_TX_STOP_BIT
40
                                                          REG_STATE;//FSM state register
                                                          REG_CLOCK_COUNT;//main counter register
REG_BIT_INDEX;//bit counter register
REG_TX_DATA;//transmit data package
41
        reg
              [CLKS_PER_BIT_LOG_2:0]
             [NUM_OF_DATA_BITS_IN_PACK_LOG_2:0]
[NUM_OF_DATA_BITS_IN_PACK-1:0]
42
        reg
43
      register
44
        reg
                                                          REG_FLAG_DONE_TRANSACTION;
45
46
47
         initial begin
48
              //initial internal registers
49
             REG_STATE
                                               = STATE_WAIT;
             REG_CLOCK_COUNT
REG_BIT_INDEX
                                               = 0;
= 0;
50
51
52
53
54
55
56
57
59
                                               = <mark>0</mark>;
             REG_TX_DATA
             REG_FLAG_DONE_TRANSACTION
                                              = 0:
              //initial output registers
                                               = 0;
             OUT_TX_ACTIVE
                                               = 1;
             OUT_TX_SERIAL
                                               = 0;
             OUT_TX_DONE
OUT_STOP_BIT_ACTIVE
                                               = 0;
60
             OUT_START_BIT_ACTIVE
                                               = 0;
61
        end
62
63
        always @(posedge IN_CLOCK)
64
         begin
65
             case (REG_STATE)
66
                STATE_WAIT ://состояние ожидания
67
                begin
68
69
                     Формирование короткого (на один такт основного генератора)
                     импульса- индикатора
                     окончания элементарной транзакции
                     if(REG_FLAG_DONE_TRANSACTION==1)
```

<= STATE_TX_STOP_BIT;

<= STATE_PARITY_BIT;

case(PARITY) //на линию ставится бит в зависимости от параметра четности

1: OUT_TX_SERIAL <= (sum_of_bits(REG_TX_DATA)%2==0)? 0:1'b1;

<mark>2</mark>: OUT_TX_SERIAL <= (sum_of_bits(REG_TX_DATA)%<mark>2==0</mark>)? <mark>1'b1:0</mark>;

if(PARITY==0) REG_STATE

REG_CLOCK_COUNT

REG_CLOCK_COUNT <= 0;</pre>

REG_STATE

STATE_PARITY_BIT://состояние отправки старт- бита

else

end

endcase

else

begin

end

end

begin

133

134

136

138

141

142

143

144

145

146 147

148

```
149
                        REG_STATE
                                           <= STATE_TX_STOP_BIT;
150
                    end
151
               end
152
               STATE_TX_STOP_BIT ://состояние отправки стоп-бита
153
               begin
                    OUT_STOP_BIT_ACTIVE<=1;
OUT_TX_SERIAL <= 1'b1;//на линию ставится высокий сигнал (1)
155
156
                    if (REG_CLOCK_COUNT < CLKS_PER_BIT*NUMBER_STOP_BITS-1'b1) //классический
      счетчик
157
                       REG_CLOCK_COUNT <= REG_CLOCK_COUNT + 1'b1;</pre>
158
                    else
159
                    begin
160
                       REG_FLAG_DONE_TRANSACTION
                                                         <= 1;//транзакция считается законченной
161
                                                         <= 0;//счетчик обнуляется
                       REG_CLOCK_COUNT
162
                       REG_STATE
                                                         <= STATE_WAIT;//автомат переходит в
      состояние ожидания
163
                    end
164
               end
165
               default :
                  REG_STATE <= STATE_WAIT; //при аномальном уровне REG_STATE.
166
167
             endcase
        end
168
         function [NUM_OF_DATA_BITS_IN_PACK_LOG_2:0] sum_of_bits;//функция суммирует компоненты
169
      регистра
170
         //this function sums the bits in a register
171
             input [NUM_OF_DATA_BITS_IN_PACK-1:0] value;
172
             reg[NUM_OF_DATA_BITS_IN_PACK_LOG_2:0] sum;
             reg[NUM_OF_DATA_BITS_IN_PACK_LOG_2:0] i;
173
174
             begin
175
                sum=<mark>0</mark>;
for (i=0;i<=NUM_OF_DATA_BITS_IN_PACK-<mark>1'b1</mark>;i=i+<mark>1'b1</mark>)
176
                    sum=sum+value[i];
177
178
                 sum_of_bits=sum;
179
             end
180
        endfunction
181
      endmodule
```

182