GitHub - Noris4est/UART-FPGA-Verilog-HDL: In this project, I am developing an interface for the FPGA platform that implements the UART protocol. Hardware description language selected by Verilog

Noris4est / UART-FPGA-Verilog-HDL Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

In this project, I am developing an interface for the FPGA platform that implements the UART protocol. Hardware description language selected by Verilog

1 star 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 20 Commits
Electric schemes and compilation reports		Electric schemes and compilation reports
Testbenches		Testbenches
Verilog files		Verilog files
Work notes		Work notes
КП_Кулин_В_А_РЛ2_62		КП_Кулин_В_А_РЛ2_62

About

In this project, I am developing an interface for the FPGA platform that implements the UART protocol. Hardware description language selected by Verilog

Activity

1 star

1 watching

0 forks

Report repository