
CHAPTER 4

4.1

(a)
$$T_1 = B'C$$
, $T_2 = A'B$, $T_3 = A + T_1 = A + B'C$,
 $T_4 = D \oplus T_2 = D \oplus (A'B) = A'BD' + D(A + B') = A'BD' + AD + B'D$
 $F_1 = T_3 + T_4 = A + B'C + A'BD' + AD + B'D$
With $A + AD = A$ and $A + A'BD' = A + BD'$:
 $F_1 = A + B'C + BD' + B'D$
Alternative cover: $F_1 = A + CD' + BD' + B'D$


Alternative cover: $F_1 = A + CD' + BD'$	+ <i>B'D</i>
$F_2 = T_2 + D' = A'B + D'$	
$ABCD \mid T_1 \mid T_2 \mid T_3 \mid T_4 \mid F_1 \mid F_2$	∖CD C
0000 0 0 0 0 0 1	00 01 11 10
0001 0 0 0 1 1 0	M_0 M_1 M_3 M_2
0010 1 0 1 0 1 1	00 1 1 1
0011 1 0 1 1 1 0	M_4 M_5 M_7 M_6
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	01 1 1 1
0101 0 1 0 0 0 1	M_{12} M_{13} M_{15} M_{14} M_{14}
0111 0 1 0 0 0 1	11 1 1 1 1
1000 0 0 1 0 1 1	$A M_8 M_9 M_{II} M_{I0}$
1001 0 0 1 1 1 0	10 1 1 1 1
1010 1 0 1 0 1 1	
1011 1 0 1 1 1 0	D
1100 0 0 1 0 1 1	
1101 0 0 1 1 1 0	$F_1 = A + B'C + B'D + BD'$
1110 0 0 1 0 1 1	
1111 0 0 1 1 1 0	
$\c CD$ C	∖CD C
AB 00 01 11 10	AB 00 01 11 10
M_0 M_1 M_3 M_2	M_0 M_1 M_3 M_2
00 1 1	00 1 1 1
M_4 M_5 M_7 M_6	M_4 M_5 M_7 M_6
01 1 1 1 1	01 1 1
M_{12} M_{13} M_{15} M_{14} B	M_{12} M_{13} M_{15} M_{14} B
11 1 1 1	
$A \mid M_8 \mid M_9 \mid M_{11} \mid M_{10} \mid$	$M_8 M_9 M_{11} M_{10}$
10 1 1 1	10 1 1 1 1
D	D
$F_2 = A'B + D'$	$F_1 = A + CD' + B'D + BD'$
f2 = C'D' + A'B + CD'	


 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$



$$F = (A + D)(A' + BC) = A'D + ABC + BCD += A'D + ABC$$

$$F = (A + D')(A' + BC) = A'D' + ABC + BCD' = A'D' + ABC$$







F = A'D + ABC + BCD = A'D + ABC


$$G = A'D' + ABC + BCD' = A'D' + ABC$$

- **4.3** (a) $Y_i = (A_iS' + B_iS)E'$ for i = 0, 1, 2, 3
 - **(b)** 1024 rows and 14 columns
- 4.4 (a)






 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$



 $\begin{array}{l} \textbf{module} \ \mathsf{Prob_4_6} \ (\textbf{output} \ \mathsf{F}, \ \textbf{input} \ \mathsf{x}, \ \mathsf{y}, \ \mathsf{z}); \\ \textbf{assign} \ \mathsf{F} = (x \ \& \ z) \ | \ (y \ \& \ z) \ | \ (x \ \& \ y); \\ \textbf{endmodule} \end{array}$

4.7 (a)



(b)

```
\textbf{module} \ \mathsf{Prob\_4\_7}(\textbf{output} \ \mathsf{w}, \ \mathsf{x}, \ \mathsf{y}, \ \mathsf{z}, \ \textbf{input} \ \mathsf{A}, \ \mathsf{B}, \ \mathsf{C}, \ \mathsf{D});
 always @ (A, B, C, D)
case ({A, B, C, D})
       4'b0000:
                                  \{w, x, y, z\} = 4'b0000;
                                  \{w, x, y, z\} = 4'b1111;
        4'b0001:
                                  \{w, x, y, z\} = 4b1111;
\{w, x, y, z\} = 4b1110;
\{w, x, y, z\} = 4b1101;
       4'b0010:
       4'b0011:
                                  {w, x, y, z} = 4'b1101;

{w, x, y, z} = 4'b1100;

{w, x, y, z} = 4'b1011;

{w, x, y, z} = 4'b1010;

{w, x, y, z} = 4'b1001;
       4'b0100:
       4'b0101:
       4'b0110:
       4'b0111:
       4'b1000:
                                  {w, x, y, z} = 4'b1000;
{w, x, y, z} = 4'b0111;
       4'b1001:
                                   \{w, x, y, z\} = 4'b0110;
       4'b1010:
                                  \{w, x, y, z\} = 4'b0101;

\{w, x, y, z\} = 4'b0100;
       4'b1011:
       4'b1100:
                                  {w, x, y, z} = 4'b0011;

{w, x, y, z} = 4'b0010;

{w, x, y, z} = 4'b0001;

{w, x, y, z} = 4'b0001;
       4'b1101:
       4'b1110:
       4'b1111:
    endcase
endmodule
```


Alternative model:

```
\label{eq:module Prob_4_7(output w, x, y, z, input A, B, C, D);} \\ assign w = A; \\ assign x = A ^ B); \\ assign y = x ^ C; \\ assign z = y ^ D; \\ endmodule
```

 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$

4.8 (a) The 8-4-2-1 code (Table 1.5) and the BCD code (Table 1.4) are identical for digits 0 - 9.

(b)



D

g = A'CD' + A'B'C' + A'BC' + AB'C'

Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

D


f = A'BC' + A'C'D' + A'BD + AB'C'

 \boldsymbol{A}

D


e = A'CD' + B'C'D'

 \boldsymbol{A}



For a 5-bit 2's complementer with input E and output $v\colon$

$$v = E \oplus (A + B + C + D)$$



Note: To decrement the 4-bit number, add -1 to the number. In 2's complement format (add F_h) to the number. An attempt to decrement 0 will assert the borrow bit. For waveforms, see solution to Problem 4.52.

4.12


(a)
$$\begin{array}{c|cccc} x & y & B & D \\ \hline 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 & 0 \end{array}$$

$$D = x'y + xy'$$


```
4.13
                     Sum
                                  C
                                           V
                     1101
             (a)
                                  0
                                           1
             (b)
                     0001
                                           1
                                  1
                     0100
                                           0
             (c)
                                  1
                     1011
             (d)
                                  0
                                           1
             (e)
                     1111
                                  0
                                           0
4.14
            xor
                     AND OR XOR
             10 + 5 + 5 + 10 = 30 \text{ ns}
4.15
             C_4 = G_3 + P_3C_3 = G_3 + P_3(G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0)
                =G_3+P_3G_2+P_3P_2G_1+P_3P_2P_1G_0+P_3P_2P_1P_0C_0\\
4.16
             (a)
             (C'G'_i + p'_i)' = (C_i + G_i)P_i = G_iP_i + P_iC_i
                             = A_i B_i (A_i + B_i) + P_i C_i
                            = A_i B_i + P_i C_i = G_i + P_i C_i
                            = A_iB_i + (A_i + B_i)C_i = A_iB_i + A_iC_i + B_iC_i = C_{i+1}
             (P_iG'_i) \oplus C_i = (A_i + B_i)(A_iB_i)' \oplus C_i = (A_i + Bi)(A'_i + B'_i) \oplus C_i
                            = (A'_iB_i + A_iB'_i) \oplus C_i = A_i \oplus B_i \oplus C_i = S_i
             (b)
             Output of NOR gate = (A_0 + B_0)' = P'_0
             Output of NAND gate = (A_0B_0)' = G'_0
             S_1 = (P_0G'_0) \oplus C_0

C_1 = (C'_0G'_0 + P'_0)' as defined in part (a)
4.17
             (C'_iG'_i + P'_i)' = (C_i + G_i)P_i = G_iP_i + P_iC_i = A_iB_i(A_i + B_i) + P_iC_i
                             = A_i B_i + P_i C_i = G_i + P_i C_i
                             =A_iB_i+(A_i+B_i)C_i=A_iB_i+A_iC_i+B_iC_i=C_{i+1}
             (P_iG'_i) \oplus C_i = (A_i + B_i)(A_iB_i)' \oplus C_i = (A_i + B_i)(A'_i + B'_i) \oplus C_i
                           = (A'_iB_i + A_iB'_i) \oplus C_i = A_i \oplus B_i \oplus C_i = S_i
             Output of NOR gate = (A_0 + B_0)' = P'_0
             Output of NAND gate = (A_0B_0)' = G'_0
             S_0 = (P_0G'_0) \oplus C_0
             C_1 = (C'_0G'_0 + P'_0)' as defined in part (a)
```


 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$




 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$



4.20 Combine the following circuit with the 4-bit binary multiplier circuit of Fig. 4.16.




4.21




 $x=(A_0\oplus B_0)'(A_1\oplus B_1)'(A_2\oplus B_2)'(A_3\oplus B_3)'$

4.22


XS-3	Binary
ABCD	wxyz
0011	0000
0100	0001
0101	0010
0110	0011
0111	0100
1000	0101
1001	0110
1010	0111
1011	1000
1100	1001





$$\begin{array}{lll} D0 = A1'A0' = (A1 + A0)' & (NOR) & D0' = (A1'A0')' & (NAND) \\ D1 = A1'A0 = (A1 + A0')' & (NOR) & D1' = (A1'A0)' & (NAND) \\ D2 = A1A0' = (A1' + A0)' & (NOR) & D2' = (A1A0')' & (NAND) \\ D3 = A1A0 = (A1' + A0)' & (NOR) & D0' = (A1A0)' & (NAND) \end{array}$$




 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.} \ {\it M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.}$








 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$




4.28 (a)

$$\begin{split} F_1 &= x(y+y')z + x'yz' = xyx + xy'z + x'yz' = \Sigma(2,5,7) \\ F_2 &= xy'z' + x'y = xy'z' + x'yz + x'yz' = \Sigma(2,3,4) \\ F_3 &= x'y'z' + xy(z+z') = x'y'z' + xyz + xyz' = \Sigma(0,6,7) \end{split}$$




(b)



Inputs								Outputs	
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x y z V	
0	0	0	0	0	0	0	0	x x x 0	
1	0	0	0	0	0	0	0	0 0 0 1	
X	1	0	0	0	0	0	0	0 0 1 1	
X	X	1	0	0	0	0	0	0 1 0 1	
X	X	X	1	0	0	0	0	0 1 1 1	
X	X	X	X	1	0	0	0	1 0 0 1	
X	X	X	X	X	1	0	0	1 0 1 1	
X	X	X	X	X	X	1	0	1 0 0 1	
X	X	X	X	X	X	X	1	1 1 1 1	


If $D_2 = 1$, $D_6 = 1$, all others = 0 Output xyz = 100 and V = 1

4.31




 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$


4.32 (a) $F = \Sigma (0, 2, 5, 8, 10, 14)$



(b)




4.33



В

В



F = D s_0 s_1 AB = 014 x 1 F = C'D'MUX=(C+D)'AB = 10F=CDAB = 11F = I

 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$

```
(b) F = S(1, 2, 5, 7, 8, 10, 11, 13, 15)
```


```
Inputs
        F_2 = \Sigma(1, 2, 5, 7, 8, 10, 11, 13, 15)
ABCD
 0000
         0
            AB = 00
 0001
 0010
            F = C'D + CD'
                                                      s_0
 0011
                                                      s_1
 0100
         0
            AB = 01
 0101
                                                            4 \times 1
                                                                          F_2
                                                                   Y
            F = C'D + CD = D
 0110
                                                           MUX
 0111
                                                      2
 1000
                                                       3
 1001
         0
            AB = 10
 1010
           F = C'D' + C'D + CD = C'D' + D
 1011
 1100
         0
            AB = 11
 1101
         1
            F = D
 1110
         0
 1111
```

Note: See Problem 4.45 for testbench)

4.37

```
module Add_Sub_4_bit (
 output [3: 0] S,
 output C,
 input [3: 0] A, B, input M
 wire [3: 0] B xor M;
 wire C1, C2, C3, C4;
assign C = C4;
                       // output carry
xor (B_xor_M[0], B[0], M);
xor (B_xor_M[1], B[1], M);
xor (B_xor_M[2], B[2], M);
 xor (B_xor_M[3], B[3], M);
 // Instantiate full adders
 full_adder FA0 (S[0], C1, A[0], B_xor_M[0], M);
 full_adder FA1 (S[1], C2, A[1], B_xor_M[1], C1);
 full_adder FA2 (S[2], C3, A[2], B_xor_M[2], C2);
 full_adder FA3 (S[3], C4, A[3], B_xor_M[3], C3);
endmodule
module full_adder (output S, C, input x, y, z); // See HDL Example 4.2
 wire S1, C1, C2;
 // instantiate half adders
 half_adder HA1 (S1, C1, x, y);
 half_adder HA2 (S, C2, S1, z);
 or G1 (C, C2, C1);
endmodule
```

```
module half_adder (output S, C, input x, y);
                                                         // See HDL Example 4.2
xor (S, x, y);
and (C, x, y);
endmodule
module t_Add_Sub_4_bit ();
 \textbf{wire} \; [3 \colon 0] \; S;
 wire C;
 reg [3: 0] A, B;
 reg M;
 Add_Sub_4_bit M0 (S, C, A, B, M);
 initial #100 $finish;
 initial fork
  #10 M = 0;
  #10 M = 0;
#10 A = 4'hA;
#10 B = 4'h5;
  #50 M = 1;
  #70 B = 4'h3;
join
endmodule
```




// V2001

4.38

```
module quad_2x1_mux (
                                           // 4-bit data channels
 input
           [3: 0] A, B,
                    enable_bar, select,
                                           // enable_bar is active-low)
 input
 output [3: 0]
                   Υ
                                           // 4-bit mux output
 //assign Y = enable_bar ? 0 : (select ? B : A);
                                                           // Grounds output
 assign Y = enable_bar ? 4'bzzzz : (select ? B : A); // Three-state output
endmodule
// Note that this mux grounds the output when the mux is not active.
\begin{array}{ll} \textbf{module} \ t\_quad\_2x1\_mux \ (); \\ \textbf{reg} & [3:\ 0]\ A,\ B,\ C; \end{array}
                                                // 4-bit data channels
               enable bar, select;
                                               // enable bar is active-low)
 reg
 wire [3: 0] Y;
                                               // 4-bit mux
 quad_2x1_mux M0 (A, B, enable_bar, select, Y);
 initial #200 $finish;
 initial fork
  enable_bar = 1;
  select = 1;
  A = 4'hA;
  B = 4'h5;
  #10 select = 0;
                       // channel A
```


```
#20 enable_bar = 0;
  #30 A = 4'h\overline{0};
  #40 A = 4'hF;
  #50 enable_bar = 1;
#60 select = 1; // channel B
#70 enable_bar = 0;
  #80 B = 4'h00;
  #90 B = 4'hA;
  #100 B = 4'hF;
  #110 enable_bar = 1;
  #120 select = 0;
  #130 select = 1;
  #140 enable_bar = 1;
join
endmodule
                                                                            140
      Name
     A[3:0]
                             χοχ
    B[3:0]
                                                  ( 0 ( a )
     enable_bar
     select
                         (a (0 (f)
                                       0 (5 (0 (a (f)
                                                                                 0
     Y[3:0]
With three-state output:
```




```
// Verilog 1995
module Compare (A, B, Y);
4.39
             input [3: 0] A, B; // 4-bit data inputs. output [5: 0] Y; // 6-bit compara
                                         // 6-bit comparator output.
                        [5: 0] Y;
                                         // EQ, NE, GT, LT, GE, LE
             reg
             always @ (A or B)
                                                                 // EQ, GE, LE
// NE, LT, LE
              if (A==B)
                                     Y = 6'b10_0011;
              else if (A < B)
                                     Y = 6'b01_0101;
                                     Y = 6'b01_1010;
              else
                                                                 // NE, GT, GE
            endmodule
          // Verilog 2001, 2005
            module Compare (input [3: 0] A, B, output reg [5:0] Y);
             always @ (A, B)
              if (A==B)
                                     Y = 6'b10 0011;
                                                                 // EQ, GE, LE
                                     Y = 6'b01_0101;
Y = 6'b01_1010;
                                                                 // NE, LT, LE
// NE, GT, GE
              else if (A < B)
              else
            endmodule
```

 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$

```
4.40
            module Prob_4_40 (
            output [3: 0] sum_diff, output carry_borrow,
            input [3: 0] A, B, input sel_diff
             always @(sel_diff, A, B) {carry_borrow, sum_diff} = sel_diff ? A - B : A + B;
           endmodule
           module t_Prob_4_40;
            wire [3: 0] sum_diff;
wire carry_borrow;
            reg [3:0] A, B;
            reg sel_diff;
            integer I, J, K;
            Prob_4_40 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
            initial #4000 $finish;
            initial begin
             for (1 = 0; 1 < 2; 1 = 1 + 1) begin
              sel_diff = I;
              for (J = 0; J < 16; J = J + 1) begin
                A = J:
                for (K = 0; K < 16; K = K + 1) begin B = K; #5; end
              end
             end
            end
           endmodule
4.41
            module Prob_4_41 (
            output reg [3: 0] sum_diff, output reg carry_borrow,
            input [3: 0] A, B, input sel_diff
             always @ (A, B, sel_diff)
             {carry_borrow, sum_diff} = sel_diff ? A - B : A + B;
           endmodule
           module t_Prob_4_41;
            wire [3: 0] sum_diff;
            wire carry_borrow;
            reg [3:0] A, B;
            reg sel_diff;
            integer I, J, K;
            Prob_4_46 M0 ( sum_diff, carry_borrow, A, B, sel_diff); initial #4000 $finish;
            initial begin
             for (I = 0; I < 2; I = I + 1) begin
               sel_diff = I;
               for(J = 0; J < 16; J = J + 1) begin
                for (K = 0; K < 16; K = K + 1) begin B = K; #5; end
              end
             end
            end
           endmodule
```






```
4.42
            (a)
            module Xs3_Gates (input A, B, C, D, output w, x, y, z);
             wire B_bar, C_or_D_bar;
wire CD, C_or_D;
or (C_or_D, C, D);
                    (C_or_D_bar, C_or_D);
(B_bar, B);
             not
             not
             and (CD, C, D);
             not
                    (z, D);
                    (y, CD, C or D bar);
             or
             and (w1, C_or_D_bar, B);
and (w2, B_bar, C_or_D);
             and (w3, C_or_D, B);
or (x, w1, w2);
                    (w, w3, A);
             or
            endmodule
            module Xs3_Dataflow (input A, B, C, D, output w, x, y, z);
            assign \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011;
            endmodule
            (c)
            module Xs3_Behavior_95 (A, B, C, D, w, x, y, z);
             input A, B, C, D;
output w, x, y, z;
             reg w, x, y, z;
             always @ (A or B or C or D) begin \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011; end
            endmodule
```

 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$

module Xs3_Behavior_01 (input A, B, C, D, output reg w, x, y, z);

```
always @ (A, B, C, D) begin \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011; end
endmodule
module t_Xs3_Converters ();
 reg A, B, C, D;
 wire w_Gates, x_Gates, y_Gates, z_Gates;
 wire w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow;
 wire w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95;
 wire w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01;
 integer k;
 wire [3: 0] BCD value;
 wire [3: 0] Xs3_Gates = {w_Gates, x_Gates, y_Gates, z_Gates};
 wire [3: 0] Xs3_Dataflow = {w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow};
wire [3: 0] Xs3_Behavior_95 = {w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95};
 wire [3: 0] Xs3_Behavior_01 = {w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01};
 assign BCD_value = {A, B, C, D};
 Xs3_Gates M0 (A, B, C, D, w_Gates, x_Gates, y_Gates, z_Gates);
Xs3_Dataflow M1 (A, B, C, D, w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow);
 Xs3_Behavior_95 M2 (A, B, C, D, w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95);
 Xs3_Behavior_01 M3 (A, B, C, D, w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01);
 initial #200 $finish;
 initial begin
  k = 0;
  repeat (10) begin {A, B, C, D} = k; #10 k = k + 1; end
 end
endmodule
```




4.43 Two-channel mux with 2-bit data paths, enable, and three-state output.

4.44

```
module ALU (output reg [7: 0] y, input [7: 0] A, B, input [2: 0] Sel);
always @ (A, B, Sel) begin
y = 0;
case (Sel)
3'b000: y = 8'b0;
3'b001: y = A & B;
3'b010: y = A | B;
3'b011: y = A ^ B;
3'b100: y = A + B;
```

```
3'b101:
             y = A - B;
    3'b110:
              y = \sim A;
   3'b111:
              y = 8'hFF;
  endcase
endmodule
module t_ALU ();
wire[7: 0]y;
reg [7: 0] A, B;
 reg [2: 0] Sel;
 ALU M0 (y, A, B, Sel);
initial #200 $finish;
 initial fork
   #5 begin A = 8'hAA; B = 8'h55; end
                                         // Expect y = 8'd0
  #10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end // y = 8'b000
                                                                   Expect y = 8'd0
                                                                   Expect y = 8'hAA = 8'1010_1010
  #20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end // y = A & B
  #30 begin Sel = 3'b001; A = 8'h55; B = 8'h55; end // y = A & B
                                                                   Expect y = 8'h55 = 8'b0101 0101
                                                                   Expect y = 8'h55 = 8'b0101_0101
  #40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end // y = A | B
  #50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end // y = A | B
                                                                   Expect y = 8'hAA = 8'b1010_1010
  #60 begin Sel = 3'b011; A = 8'h55; B = 8'h55; end // y = A ^ B
                                                                   Expect y = 8'd0
  #70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end // y = A ^ B
                                                                   Expect y = 8'hFF = 8'b1111_1111
  #80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end // y = A + B
                                                                   Expect y = 8'h55 = 8'b0101_0101
  #90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end // y = A + B
                                                                   Expect y = 8'hFF = 8'b1111_1111
 #110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end // y = A - B
                                                                   Expect y = 8'h55 = 8'b0101 0101
 #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end // y = A - B
                                                                   Expect y = 8'hab = 8'b1010_1011
 #130 begin Sel = 3'b110; A = 8'hFF; end
                                                     // y = ~A
                                                                   Expect y = 8'd0
                                                                   Expect y = 8'hFF = 8'b1111_1111
                                                     // y = ~A
 #140 begin Sel = 3'b110; A = 8'd0; end
 #150 begin Sel = 3'b110; A = 8'hFF; end
                                                     // y = \simA
                                                                   Expect y = 8'd0
 #160 begin Sel = 3'b111; end
                                                     // y = 8'hFF
                                                                   Expect y = 8'hFF = 8'b1111_1111
 join
endmodule
```



Note that the subtraction operator performs 2's complement subtraction. So 8'h55 - 8'hAA adds the 2's complement of 8'hAA to 8'h55 and gets 8'hAB. The sign bit is not included in the model, but hand calculation shows that the 9^{th} bit is 1, indicating that the result of the operation is negative. The magnitude of the result can be obtained by taking the 2's complement of 8'hAB.

4.45

```
\label{eq:module priority_encoder_beh (output reg X, Y, V, input D0, D1, D2, D3); // V2001 \\ \textbf{always} @ (D0, D1, D2, D3) begin \\ X = 0; \\ Y = 0; \\ V = 0; \\ \textbf{casex} (\{D0, D1, D2, D3\})
```

```
4'b0000: \{X, Y, V\} = 3'bxx0;
                                                                                                 \{X, Y, V\} = 3 \text{ bXX0}, \\ \{X, Y, V\} = 3 \text{ b001}; \\ \{X, Y, V\} = 3 \text{ b011}; \\ \{X, Y, V\} = 3 \text{ b111}; \\ \{X, Y, V\} = 3 \text{
                             4'b1000:
                             4'bx100:
                             4'bxx10:
                             4'bxxx1:
                           default:
                                                                                                   {X, Y, V} = 3b000;
                   endcase
           end
   endmodule
\label{eq:module t_priority_encoder_beh (); // V2001} \begin{tabular}{ll} \textbf{wire X}, \ Y, \ V; \\ \textbf{reg D0}, \ D1, \ D2, \ D3; \\ \end{tabular}
           integer k;
           priority_encoder_beh M0 (X, Y, V, D0, D1, D2, D3);
           initial #200 $finish;
           initial begin
                 k = 32'bx;
                #10 for (k = 0; k <= 16; k = k + 1) #10 {D0, D1, D2, D3} = k;
           end
   endmodule
                           Name
                                                                                                                                       1 \( 2 \) \( 3 \) \( 4 \) \( 5 \) \( 6 \) \( 7 \) \( 8 \) \( 9 \) \( 10 \) \( 11 \) \( 12 \) \( 13 \) \( 14 \) \( 15 \) \( 16 \)
                                     D0
                                     D1
                                     D2
                                     D3
                                     X
                                     Υ
```

```
F = \Sigma(0, 2, 5, 7, 11, 14)
              See code below.
(b) From prob 4.32:
              F = \Pi (3, 8, 12) = (A' + B' + C + D)(A + B' + C' + D')(A + B + C' + D')
             F' = ABC'D' + A'BCD + A'B'CD = \Sigma(12, 7, 3)
             F = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 10, 11, 13, 14, 15)
              \begin{array}{l} \textbf{module} \ \ Prob\_4\_46a \ \ (\textbf{output} \ F, \ \textbf{input} \ A, \ B, \ C, \ D); \\ \textbf{assign} \ F = ( \sim A\& - B\& - C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - D) \ | \ ( \sim A\& - B\& C\& - 
              (A&B&C&~D);
              endmodule
            (A&B&C&~D) | (A&B&C&D);
               endmodule
               module t_Prob_4_46a ();
              wire F_a, F_b;
reg A, B, C, D;
               integer k;
                 Prob_4_46a M0 (F_a, A, B, C, D);
Prob_4_46b M1 (F_b, A, B, C, D);
                 initial #200 $finish;
                 initial begin
                       k = 0;
                       #10 repeat (15) begin \{A, B, C, D\} = k; #10 k = k + 1; end
                 end
               endmodule
                                                                                                                                                                                                                                                      120
                    Name
                                                                         1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
                           k
                           D0
                           D1
                           D2
                           D3
                           X
```

Y V

4.48

3'b100: 3'b101:

3'b110:

3'b111: endcase end

y = A - B; y = ~A;

y = 8'hFF;

module Add_Sub_4_bit_Dataflow (

```
output [3: 0]
                           S,
                   C, V,
     output
    input
                           А, В,
               [3: 0]
    input
    );
    wire
                   C3;
     assign \{C3, S[2: 0]\} = A[2: 0] + (\{M, M, M\} \land B[2: 0]) + M;
    assign {C, S[3]} = A[3] + M ^ B[3] + C3;
assign V = C ^ C3;
    endmodule
    module t_Add_Sub_4_bit_Dataflow ();
    wire [3: 0] S;
    wire C, V;
     reg [3: 0] A, B;
     reg M;
    Add_Sub_4_bit_Dataflow M0 (S, C, V, A, B, M);
    initial #100 $finish;
    initial fork
      #10 M = 0;
      #10 A = 4'hA;
      #10 B = 4'h5;
      #50 M = 1;
      #70 B = 4'h3;
    join
    endmodule
                                                       50
                                                                                          100
            Name
            A[3:0]
            B[3:0]
            М
            S[3:0]
            С
module ALU_3state (output [7: 0] y_tri, input [7: 0] A, B, input [2: 0] Sel, input En);
 reg [7: 0] y;
assign y_tri = En ? y: 8'bz;
always @ (A, B, Sel) begin
  y = 0;
  case (Sel)
               y = 8'b0;
    3'b000:
    3'b001:
               y = A \& B;
    3'b010:
               y = A | B;
               y = A ^ B;
y = A + B;
    3'b011:
```

```
endmodule
```

```
module t_ALU_3state ();
 wire[7: 0] y;
 reg [7: 0] A, B;
 reg [2: 0] Sel;
 reg En;
 ALU_3state M0 (y, A, B, Sel, En);
initial #200 $finish;
 initial fork
    #5 En = 1;
   #5 begin A = 8'hAA; B = 8'h55; end
                                           // Expect y = 8'd0
  #10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end // y = 8'b000
                                                                     Expect y = 8'd0
                                                                     Expect y = 8'hAA = 8'1010_1010
  #20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end // y = A & B
  #50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end // y = A | BExpect y = 8'hAA = 8'b1010_1010
  #60 begin Sel = 3'b011; A = 8'h55; B = 8'h55; end // y = A ^ B
                                                                     Expect y = 8'd0
  #70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end // y = A ^ B
                                                                     Expect y = 8'hFF = 8'b1111_1111
Expect y = 8'h55 = 8'b0101_0101
  #80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end // y = A + B
  #90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end // y = A + B
                                                                     Expect y = 8'hFF = 8'b1111_1111
  #100 En = 0;
  #115 En = 1;
#110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end // y = A - B
                                                                     Expect y = 8'h55 = 8'b0101_0101
 #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end // y = A - B
                                                                     Expect y = 8'hab = 8'b1010 1011
 #130 begin Sel = 3'b110; A = 8'hFF; end
                                                      // y = ~A
                                                                     Expect y = 8'd0
                                                      // y = ~A
 #140 begin Sel = 3'b110; A = 8'd0; end
                                                                     Expect y = 8'hFF = 8'b1111_1111
                                                      // y = ~A
 #150 begin Sel = 3'b110; A = 8'hFF; end
                                                                     Expect y = 8'd0
 #160 begin Sel = 3'b111; end
                                                      // y = 8'hFF
                                                                     Expect y = 8'hFF = 8'b1111_1111
 join
endmodule
// See Problem 4.1
module Problem_4_49_Gates (output F1, F2, input A, B, C, D); wire A_bar = !A;
 wire B_bar = !B;
 and (T1, B_bar, C);
 and (T2, A_bar, B);
or (T3, A, T1);
 xor (T4, T2, D);
or (F1, T3, T4);
or (F2, T2, D);
module Problem_4_49_Boolean_1 (output F1, F2, input A, B, C, D);
 wire A bar = !A;
 wire B_bar = !B;
wire B_bar = !B;
wire T1 = B_bar && C;
wire T2 = A_bar && B;
wire T3 = A || T1;
wire T4 = T2 ^ D;
assign F2 = T2 || D;
endmodule
endmodule
```

```
module t_Problem_4_49;
           reg A, B, C, D;
wire F1_Gates, F2_Gates;
wire F1_Boolean_1, F2_Boolean_1;
           wire F1_Boolean_2, F2_Boolean_2;
          initial #100 $finish;
           integer K;
           initial begin
           for (K = 0; K < 16; K = K + 1) begin {A, B, C, D} = K; #5; end
          endmodule
4.50
        (a) 84-2-1 to BCD code converter
        // See Problem 4.8 and Table 1.5.
        // Verilog 1995
        // module Prob_4_50a (Code_BCD, Code84_m2_m1);
        // output [3: 0] Code_BCD;
        // input [3:0];
        // reg [3: 0] Code_BCD;
        // ...
        // Verilog 2001, 2005
        module Prob_4_50a (output reg [3: 0] Code_BCD, input [3: 0] Code_84_m2_m1);
         always @ (Code_84_m2_m1)
                                           // always @ (A or B or C or D)
          case (Code_84_m2_m1)
           4'b0000: Code_BCD = 4'b0000;
                                              // 0
           4'b0111: Code_BCD = 4'b0001;
                                              // 1
           4'b0110: Code_BCD = 4'b0010;
                                              // 2
           4'b0101: Code_BCD = 4'b0011;
                                              // 3
           4'b0100: Code BCD = 4'b0100;
                                              // 4
           4'b1011: Code_BCD = 4'b0101;
                                              // 5
           4'b1010: Code_BCD = 4'b0110;
                                              // 6
           4'b1001: Code_BCD = 4'b0111;
                                              // 7
                                              // 8
           4'b1000: Code_BCD = 4'b1000;
           4'b1111: Code_BCD = 4'b1001;
                                              // 9
           4'b0001: Code_BCD = 4'b1010;
                                              // 10
           4'b0010: Code_BCD = 4'b1011;
                                              // 11
           4'b0011: Code_BCD = 4'b1100;
                                              // 12
           4'b1100: Code_BCD= 4'b1101;
                                              // 13
           4'b1101: Code_BCD = 4'b1110;
                                              // 14
           4'b1110: Code_BCD = 4'b1111;
                                              // 15
          endcase
        endmodule
        module t_Prob_4_50a;
         wire [3: 0] Code_BCD;
         reg [3: 0]; Code_84_m2_m1;
         Prob_4_50a M0 ( Code_BCD, Code_84_m2_m1); // Unit under test (UUT)
         initial #100 $finish;
         initial begin
          for (K = 0; K < 16; K = K + 1) begin Code_84_m2_m1 = K; #5; end
         end
```

endmodule

(b) 84-2-1 to Gray code converter

```
module Prob_4_50b (output reg [3: 0] Code_BCD, input [3: 0] Code_84_m2_m1);
 always @ (Code_84_m2_m1)
  case (Code_84_m2_m1)
4'b0000: Code_Gray = 4'b0000;
                                       // 0
   4'b0111:Code_Gray = 4'b0001;
                                       // 1
   4'b0110: Code_Gray = 4'b0011;
                                       // 2
   4'b0101: Code_Gray = 4'b0010;
                                       // 3
   4'b0100: Code_Gray = 4'b0110;
                                       // 4
   4'b1011: Code_Gray = 4'b0111;
                                       // 5
   4'b1010: Code_Gray = 4'b0101;
                                       // 6
   4'b1001: Code_Gray = 4'b0100;
                                       // 7
   4'b1000: Code Gray = 4'b1100;
                                       // 8
   4'b1111: Code_Gray = 4'b1101;
                                       // 9
   4'b0001:Code_Gray = 4'b1111;
                                       // 10
   4'b0010: Code_Gray = 4'b1110;
                                       // 11
   4'b0011: Code_Gray = 4'b1010;
                                       // 12
   4'b1100: Code_Gray= 4'b1011;
                                       // 13
   4'b1101: Code_Gray = 4'b1001;
                                       // 14
   4'b1110: Code_Gray = 4'b1000;
                                       // 15
  endcase
endmodule
module t_Prob_4_50b;
 wire [3: 0] Code Gray:
 reg [3: 0] Code_84_m2_m1;
           K:
 integer
 Prob_4_50b M0 (Code_Gray, Code_84_m2_m1); // Unit under test (UUT)
 initial #100 $finish;
 initial begin
  for (K = 0; K < 16; K = K + 1) begin Code_84_m2_m1 = K; #5; end
 end
endmodule
```

4.51 Assume that that the LEDs are asserted when the output is high.


```
module Seven_Seg_Display_V2001 (

        output reg
        [6: 0]
        Display,

        input
        [3: 0]
        BCD

);
                         abc_defg
= 7'b000_0000;
 //
 parameter BLANK
 parameter ZERO
                                = 7'b111_1110;
                                                        // h7e
                                                        // h30
 parameter
               ONF
                                = 7'b011_0000;
 parameter TWO
                                = 7'b110_1101;
                                                        // h6d
 parameter
               THREE
                                = 7'b111_1001;
                                                        // h79
 parameter
               FOUR
                                = 7'b011_0011;
                                                        // h33
```

```
parameter FIVE
                           = 7'b101_1011;
                                                 // h5b
 parameter SIX
                           = 7'b101_1111;
                                                 // h5f
 parameter
             SEVEN
                            = 7'b111_0000;
                                                 // h70
 parameter
             EIGHT
                           = 7'b111_1111;
                                                 // h7f
 parameter NINE
                            = 7'b111_1011;
                                                // h7b
 always @ (BCD)
  case (BCD)
   0:
          Display = ZERO;
          Display = ONE;
   1:
          Display = TWO;
Display = THREE;
   2:
3:
   4:
          Display = FOUR;
   5:
          Display = FIVE;
   6:
          Display = SIX;
          Display = SEVEN;
   8:
          Display = EIGHT;
   9: Display = NINE;
default: Display = BLANK;
 endcase
endmodule
module t_Seven_Seg_Display_V2001 ();
 wire [6:0] Display;
 reg [3: 0] BCD;
 parameter
             BLANK
                           = 7'b000_0000;
 parameter
             ZERO
                           = 7'b111 1110;
                                                 // h7e
 parameter
                            = 7'b011_0000;
                                                 // h30
 parameter
                           = 7'b110_1101;
                                                 // h6d
             TWO
                           = 7'b110_1101;
= 7'b111_1001;
= 7'b011_0011;
= 7'b101_1011;
= 7'b001_1111;
 parameter
             THREE
                                                 // h79
             FOUR
                                                 // h33
 parameter
 parameter
             FIVE
                                                 // h5b
             SIX
                                                // h1f
 parameter
             SEVEN
                           = 7'b111_0000;
= 7'b111_111;
 parameter
                                                 // h70
 parameter
             EIGHT
                                                // h7f
 parameter NINE
                           = 7'b111_1011;
                                                // h7b
 initial #120 $finish;
 initial fork
  #10 BCD = 0;
  #20 BCD = 1;
  #30 BCD = 2;
  #40 BCD = 3;
  #50 BCD = 4;
  #60 BCD = 5;
  #70 BCD = 6;
  #80 BCD = 7;
  #90 BCD = 8;
  #100 BCD = 9;
 join
 Seven_Seg_Display_V2001 M0 (Display, BCD);
endmodule
```



Alternative with continuous assignments (dataflow):

```
module Seven_Seg_Display_V2001_CA (
 output
                 [6: 0] Display,
 input
                 [3: 0] BCD
);
                         abc defg
 parameter BLANK
                        = 7'b000 0000;
 parameter ZERO
                        = 7'b111_1110;
= 7'b011_0000;
                                               // h7e
 parameter ONE
                                               // h30
                        = 7'b110_1101;
 parameter TWO
                                               // h6d
 parameter THREE
                        = 7'b111_1001;
                                               // h79
 parameter FOUR
                        = 7'b011_0011;
                                               // h33
 parameter FIVE
                        = 7'b101_1011;
                                               // h5b
 parameter SIX
                        = 7'b101_1111;
                                               // h5f
 parameter SEVEN
                        = 7'b111_0000;
                                               // h70
 parameter EIGHT
                        = 7'b111_1111;
                                               // h7f
 parameter NINE
                        = 7'b111_1011;
                                               // h7b
 wire
             A, B, C, D, a, b, c, d, e, f, g;
 assign A = BCD[3];
 assign B = BCD[2];
assign C = BCD[1];
 assign D = BCD[0];
 assign Display = {a,b,c,d,e,f,g}
 assign a = (A)\&C \mid (A)\&B\&D \mid (B)\&(C)\&(D) \mid A\&(B)\&(C);
 assign b = (^{A})&(^{B})|(^{A})&(^{C})&(^{D})|(^{A})&C&D|A&(^{B})&(^{C});
 assign c = (\sim A)\&B \mid (\sim A)\&D \mid (\sim B)\&(\sim C)\&(\sim D) \mid A\&(\sim B)\&(\sim C);
 assign d = (\sim A) \& C \& (\sim D) | (\sim A) \& (\sim B) \& C | (\sim B) \& (\sim C) \& (\sim D) | A \& (\sim B) \& (\sim C) | (\sim A) \& B \& (\sim C) \& D;
 assign e = (\sim A)\&C\&(\sim D) \mid (\sim B)\&(\sim C)\&(\sim D);
 assign f = (-A)\&B\&(-C) | (-A)\&(-C)\&(-D) | (-A)\&B\&(-D) | A&(-B)\&(-C);
 assign g = (-A)\&C\&(-D) | (-A)\&(-B)\&C | (-A)\&B\&(-C) | A&(-B)\&(-C);
endmodule
module t_Seven_Seg_Display_V2001_CA ();
 wire
        [6: 0] Display;
 reg
         [3: 0] BCD;
 parameter
                 BLANK
                                = 7'b000_0000;
 parameter ZERO
                        = 7'b111_1110;
                                               // h7e
 parameter ONE
                        = 7'b011_0000;
                                               // h30
 parameter TWO
                        = 7'b110 1101;
                                               // h6d
 parameter THREE
                        = 7'b111_1001;
                                               // h79
                        = 7'b011_0011;
= 7'b101_1011;
 parameter FOUR
                                               // h33
 parameter FIVE
                                               // h5b
                        = 7'b001_1111;
= 7'b111_0000;
 parameter SIX
                                               // h1f
 parameter SEVEN
                                               // h70
                        = 7'b111_1111;
 parameter EIGHT
                                               // h7f
 parameter NINE
                        = 7'b111_1011;
                                               // h7b
 initial #120 $finish;
 initial fork
```

```
#10 BCD = 0;
#20 BCD = 1;
#30 BCD = 2;
#40 BCD = 3;
#50 BCD = 4;
#60 BCD = 5;
#70 BCD = 6;
#80 BCD = 7;
#90 BCD = 8;
#100 BCD = 9;

join

Seven_Seg_Display_V2001_CA M0 (Display, BCD);
endmodule
```

 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$

4.52 (a) Incrementer for unsigned 4-bit numbers


```
module Problem_4_52a_Data_Flow (output [3: 0] sum, output carry, input [3: 0] A);
    assign {carry, sum} = \overline{A} + 1;
   endmodule
   module t_Problem_4_52a_Data_Flow;
    wire [3: 0] sum;
    wire
               carry;
    reg [3: 0] A;
    Problem_4_52a_Data_Flow M0 (sum, carry, A);
    initial # 100 $finish;
    integer K;
    initial begin
     for (K = 0; K < 16; K = K + 1) begin A = K; #5; end
    end
   endmodule
(b) Decrementer for unsigned 4-bit numbers
   module Problem_4_52b_Data_Flow (output [3: 0] diff, output borrow, input [3: 0] A);
    assign {borrow, diff} = A - 1;
```

```
endmodule

module t_Problem_4_52b_Data_Flow;
wire [3: 0] diff;
wire borrow;
reg [3: 0] A;

Problem_4_52b_Data_Flow M0 (diff, borrow, A);

initial # 100 $finish;
integer K;
initial begin
for (K = 0; K < 16; K = K + 1) begin A = K; #5; end
end
endmodule
```



 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$

```
4.53 // BCD Adder
       module Problem_4_53_BCD_Adder (
                       Output_carry,
        output
         output [3: 0] Sum,
         input [3: 0] Addend, Augend,
         input
                       Carry_in);
         supply0
                       gnd;
                       Z_Addend;
        wire [3: 0]
         wire
                       Carry_out;
         wire
                       C_out;
         assign Z_Addend = {1'b0, Output_carry, Output_carry, 1'b0};
         wire [3: 0] Z_sum;
        \begin{array}{l} \text{and } (w1,\,Z\_sum[3],\,Z\_sum[2]);\\ \text{and } (w2,\,Z\_sum[3],\,Z\_sum[1]);\\ \end{array}
        or (Output_carry, Carry_out, w1, w2);
        Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in); Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
       endmodule
       module Adder_4_bit (output carry, output [3:0] sum, input [3:0] a, b, input c_in);
        assign {carry, sum} = a + b + c_in;
       endmodule
       module t_Problem_4_53_Data_Flow;
        wire [3: 0]
                       Sum;
        wire
                       Output carry;
        reg [3: 0]
                       Addend, Augend;
                       Carry_in;
        reg
        Problem_4_53_BCD_Adder M0 (Output_carry, Sum, Addend, Augend, Carry_in);
         initial # 1500 $finish;
         integer i, j, k;
         initial begin
          for (i = 0; i <= 1; i = i + 1) begin Carry_in = i; #5;
           for (j = 0; j \le 9; j = j + 1) begin Addend = j; #5;
            for (k = 0; k \le 9; k = k + 1) begin Augend = k; #5;
            end
           end
          end
        end
       endmodule
             Name | 68
        Addend[3:0]
                   1 2 3 4 5 6 7 8
                                                       0 1 2 3 4 5 6 7 8
                                                                                              0 1 2 3 4
        Augend[3:0]
                                                  9
          Carry_in
          Sum[3:0]
                   <u>| (2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | </u>
       Output_carry
```


Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

```
4.54
           (a) 9s Complement of BCD
           module Nines_Complementer (
output reg [3: 0] Word_9s_Comp,
input [3: 0] Word_BCD
                                                           // V2001
             always @ (Word_BCD) begin
              Word_9s_Comp = 4'b0;
case (Word_BCD)
               4'b0000: Word_9s_Comp = 4'b1001;
4'b0001: Word_9s_Comp = 4'b1000;
4'b0010: Word_9s_Comp = 4'b0111;
                                                              // 0 to 9
                                                              // 1 to 8
                                                               // 2 to 7
                           Word_9s_Comp = 4'b0110;
Word_9s_Comp = 4'b0101;
                4'b0011:
                                                              // 3 to 6
                4'b0100:
                                                              // 4 to 5
                4'b0101:
                           Word_9s_Comp = 4'b0100;
                                                              // 5 to 4
                           Word_9s_Comp = 4'b0011;
                                                              // 6 to 3
                4'b0110:
                           Word_9s_Comp = 4'b0010;
Word_9s_Comp = 4'b0001;
                                                              // 7 to 2
                4'b0111:
                4'b1000:
                                                              // 8 to 1
                           Word_9s_Comp = 4'b0000;
                4'b1001:
                                                              // 9 to 0
                                                              // Error detection
                default:
                           Word_9s_Comp = 4'b1111;
              endcase
             end
           endmodule
           module t_Nines_Complementer ();
             wire [3: 0] Word_9s_Comp;
reg [3: 0] Word_BCD;
             Nines_Complementer M0 (Word_9s_Comp, Word_BCD);
             initial #11$finish;
             initial fork
                   Word BCD = 0;
              #10 Word_BCD = 1;
              #20 Word BCD = 2;
              #30 Word_BCD = 3;
              #40 Word_BCD = 4;
#50 Word_BCD = 5;
              #60 Word_BCD = 6;
              #70 Word_BCD = 7;
              #20 Word_BCD = 8;
              #90 Word_BCD = 9;
              #100 Word_BCD = 4'b1100;
                                                   // Confirm error detection
             join
           endmodule
                                                                                 60
                                 Name
                                                0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6
                     Word_BCD[3:0]
                                                9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3
                     Word_9s_Comp[3:0]
```

(b) 9s complement of Gray Code

```
module Nines_Complementer (
                                            // V2001
 output reg [3: 0] Word_9s_Comp,
input [3: 0] Word_Gray
 always @ (Word_Gray) begin
  Word_9s_Comp = 4'b0;
  case (Word BCD)
   4'b0000: Word_9s_Comp = 4'b1101;
                                                // 0 to 9
   4'b0001: Word_9s_Comp = 4'b1101;
4'b0010: Word_9s_Comp = 4'b0100;
4'b0011: Word_9s_Comp = 4'b0101;
                                                // 1 to 8
                                                // 2 to 7
                                                // 3 to 6
                                                // 4 to 5
// 5 to 4
              Word_9s_Comp = 4'b0111;
   4'b0100:
   4'b0101: Word_9s_Comp = 4'b0110;
   4'b0110: Word_9s_Comp = 4'b0010;
                                                // 6 to 3
   4'b0111: Word_9s_Comp = 4'b0011;
                                                // 7 to 2
   4'b1000: Word_9s_Comp = 4'b0001;
                                                // 8 to 1
   4'b1001:
              Word_9s_Comp = 4'b0000;
                                                // 9 to 0
   default:
              Word_9s_Comp = 4'b1111;
                                                // Error detection
  endcase
 end
endmodule
module t_Nines_Complementer ();
wire [3: 0] Word_9s_Comp;
reg [3: 0] Word_Gray;
 Nines_Complementer M0 (Word_9s_Comp, Word_Gray);
 initial #11$finish;
 initial fork
      Word_Gray = 0;
  #10 Word_Gray = 1;
  #20 Word_Gray = 2;
  #30 Word_Gray = 3;
  #40 Word_Gray = 4;
  #50 Word_Gray = 5;
  #60 Word_Gray = 6;
  #70 Word Gray = 7;
  #20 Word_Gray = 8;
#90 Word_Gray = 9;
  #100 Word_Gray = 4'b1100;
                                    // Confirm error detection
 join
endmodule
```

4.55 From Problem 4.19:




```
// BCD Adder - Subtractor
module Problem_4_55_BCD_Adder_Subtractor (
output [3: 0] BCD_Sum_Diff,
  output
                     Carry_Borrow,
  input [3: 0]
                     B, A,
  input
);
wire [3: 0] Word_9s_Comp, mux_out;
Nines_Complementer
Quad_2_x_1_mux
BCD_Adder


M0 (Word_9s_Comp, B);
M2 (mux_out, Word_9s_Comp, B, Mode);
M1 (Carry_Borrow, BCD_Sum_Diff, mux_out, A, Mode);
module Nines_Complementer (
                                                  // V2001
  output reg [3: 0] Word_9s_Comp,
input [3: 0] Word_BCD
  always @ (Word_BCD) begin
   Word_9s_Comp = 4'b0;
   case (Word BCD)
                Word_9s_Comp = 4'b1001;
Word_9s_Comp = 4'b1000;
Word_9s_Comp = 4'b0111;
     4'b0000:
                                                      // 0 to 9
     4'b0001:
                                                      // 1 to 8
     4'b0010:
                                                      // 2 to 7
                 Word_9s_Comp = 4'b0110;
     4'b0011:
                                                      // 3 to 6
     4'b0100:
                 Word_9s_Comp = 4'b1001;
                                                      // 4 to 5
     4'b0101:
                 Word_9s\_Comp = 4'b0100;
                                                      // 5 to 4
     4'b0110:
                 Word_9s_Comp = 4'b0011;
                                                      // 6 to 3
     4'b0111:
                 Word_9s_Comp = 4'b0010;
                                                      // 7 to 2
     4'b1000:
                 Word_9s_Comp = 4'b0001;
                                                      // 8 to 1
     4'b1001:
                 Word_9s_Comp = 4'b0000;
                                                      // 9 to 0
    default:
                 Word_9s_Comp = 4'b1111;
                                                          // Error detection
   endcase
  end
endmodule
```

Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

```
module Quad_2_x_1_mux (output reg [3: 0] mux_out, input [3: 0] b, a, input select);
 always @ (a, b, select)
  case (select)
   0: mux_out = a;
    1: mux out = b;
  endcase
endmodule
module BCD_Adder (
 output
                   Output_carry,
 output [3: 0]
                  Sum,
           [3: 0] Addend, Augend,
 input
 input
                   Carry_in);
 supply0
                   gnd;
 wire
           [3: 0] Z_Addend;
                   Carry_out;
 wire
                   C_out;
 wire
 assign Z_Addend = {1'b0, Output_carry, Output_carry, 1'b0};
wire [3: 0] Z_sum;
 \boldsymbol{and}\;(w1,\,Z\_sum[3],\,Z\_sum[2]);
 \boldsymbol{and}\;(w2,\,Z\_sum[3],\,Z\_sum[1]);
 or (Output_carry, Carry_out, w1, w2);
 Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in); Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
module Adder_4_bit (output carry, output [3:0] sum, input [3:0] a, b, input c_in);
assign {carry, sum} = a + b + c_in;
endmodule
\label{eq:module_tproblem_4_55_BCD_Adder_Subtractor();} \\ \textbf{wire} \ \ [3:0] \ \ \ BCD\_Sum\_Diff; \\ \\ \end{aligned}
               Carry_Borrow;
 wire
 reg [3: 0] B, A;
               Mode;
 Problem_4_55_BCD_Adder_Subtractor M0 (BCD_Sum_Diff, Carry_Borrow, B, A, Mode);
 initial #1000 $finish;
 integer J, K, M;
 initial begin
  for (M = 0; M < 2; M = M + 1) begin
    for (J = 0; J < 10; J = J + 1) begin
     for (K = 0; K < 10; K = K + 1) begin
     A = J; B = K; Mode = M; #5;
    end
   end
  end
 end
endmodule
```



Note: For subtraction, $Carry_Borrow = 1$ indicates a positive result; $Carry_Borrow = 0$ indicates a negative result.



```
4.56
          assign match = (A == B); // Assumes reg [3: 0] A, B;
4.57
          // Priority encoder (See Problem 4.29)
          // Caution: do not confuse logic value x with identifier x.
          // Verilog 1995
          {\bf module}\;{\sf Prob\_4\_57}\;(x,\,y,\,v,\,{\sf D3},\,{\sf D2},\,{\sf D1},\,{\sf D0});
          input D3, D2, D1, D0;
          reg
                   x, y, v;
          // Verilog 2001, 2005
          \label{eq:module Prob4_57 (output reg x, y, v, input D3, D2, D1, D0);} \\ \textbf{always @ (D3, D2, D1, D0) begin} \qquad \textit{// always @ (D3 or D2 or D1 or D0)} \\ \end{cases}
             x = 0;
             y = 0;
             v = 0;
             casex ({D3, D2, D1, D0})
              4'b0000: \{x, y, v\} = 3'bxx0;
               4'bxxx1: \{x, y, v\} = 3'b001;
               4'bxx10: \{x, y, v\} = 3'b011;
               4'bx100: \{x, y, v\} = 3'b101;
              4'b1000: \{x, y, v\} = 3'b110;
             endcase
            end
          endmodule
          module t_Prob_4_57;
            wire
                        x, y, v;
                   D3, D2, D1, D0;
           integer K;
Prob_4_57 M0 (x, y, v, D3, D2, D1, D0);
            initial #100 $finish;
            initial begin
             for (K = 0; K < 16; K = K + 1) begin {D3, D2, D1, D0} = K; #5; end
            end
          endmodule
```

```
//module shift_right_by_3_V2001 (output [31: 0] sig_out, input [31: 0] sig_in); // assign sig_out = sig_in >>> 3;
//endmodule
\textbf{module} \ shift\_right\_by\_3\_V1995 \ \textbf{(output reg} \ [31:0] \ sig\_out, \ \textbf{input} \ [31:0] \ sig\_in);
 always @ (sig_in)
  sig_out = {sig_in[31], sig_in[31], sig_in[31], sig_in[31: 3]};
endmodule
module t_shift_right_by_3 ();
wire [31: 0] sig_out_V1995;
 wire [31: 0] sig_out_V2001;
 reg [31: 0] sig_in;
 /\!/shift\_right\_by\_3\_V2001~M0~(sig\_out\_V2001,~sig\_in);
 shift\_right\_by\_3\_V1995\ M1\ (sig\_out\_V1995,\ sig\_in);
 integer k;
 initial #1000 $finish;
 initial begin
  sig_in = 32'hf000_0000;
  #100 sig_in = 32'h8fff_ffff;
  #500 sig_in = 32'h0fff_ffff;
 end
endmodule
                                            619
                                                                       629
                                                                                                 639
       sig_in[31:0]
                                                   000011111111111111111111111111111
                                                   00000001111111111111111111111111
 sig_out_V1995[31:0]
               Name | 34
                                                             sig_in[31:0]
  sig_out_V1995[31:0]
```

```
(b)
```

```
//module shift_left_by_3_V2001 (output [31: 0] sig_out, input [31: 0] sig_in);
    assign sig_out = sig_in <<< 3;
   //module shift_left_by_3_V1995 (output reg [31: 0] sig_out, input [31: 0] sig_in);
    //always @ (sig_in)
     // sig_out = {sig_in[31: 3], 3'b0};
   endmodule
  module t_shift_left_by_3 ();
wire [31: 0] sig_out_V1995;
wire [31: 0] sig_out_V2001;
    reg [31: 0] sig_in;
    shift_left_by_3_V2001 M0 (sig_out_V2001, sig_in);
   integer k;
initial #1000 $finish;
    initial begin
sig_in = 32'hf000_0000;
#100 sig_in = 32'h8fff_ffff;
#500 sig_in = 32'h0fff_ffff;
    end
   endmodule
             Name I<sup>0</sup>
                                                     50
                                                                                       100
                                                                                                                        150
                                                                                                       0000000f
        sig_in[31:0]
                                                XXXXXXX
sig_out_V1995[31:0]
                                                                                                      00000078
                                                XXXXXXX
```

```
module BCD_to_Decimal (output reg [3: 0] Decimal_out, input [3: 0] BCD_in);
always @ (BCD_in) begin

Decimal_out = 0;
case (BCD_in)


4'b0000: Decimal_out = 0;
4'b0001: Decimal_out = 1;
4'b0010: Decimal_out = 2;
4'b0011: Decimal_out = 3;
4'b0110: Decimal_out = 4;
4'b0101: Decimal_out = 5;
4'b0110: Decimal_out = 5;
4'b0111: Decimal_out = 6;
4'b0111: Decimal_out = 7;
4'b1000: Decimal_out = 8;
4'b1001: Decimal_out = 9;
default: Decimal_out = 9;
default: Decimal_out = 4'bxxxx;
endcase
end
endmodule
```

```
\label{eq:module_even_parity_Checker_4} \begin{array}{l} \textbf{module Even\_Parity\_Checker\_4 (output \ P, C, input x, y, z);} \\ \textbf{xor} \ (W1, x, \ y); \\ \textbf{xor} \ (P, W1, z); \\ \textbf{xor} \ (C, W1, W2); \\ \textbf{xor} \ (W2, z, P); \\ \textbf{endmodule} \end{array}
```


See Problem 4.62 for testbench and waveforms.

4.61

```
module Even_Parity_Checker_4 (output P, C, input x, y, z);
assign w1 = x ^ y;
assign P = w1 ^ z;
assign C = w1 ^ w2;
assign w2 = z ^ P;
endmodule
```



 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$



```
module Decoder_3x8 (output D7, D6, D5, D4, D3, D2, D1, D0, input in2, in1, in0, E);
 not (in2_bar, in2);
 not (in12_bar, in12);

not (in0_bar, in0);


and (D0, in2_bar, in1_bar, in0_bar, E);

and (D1, in2_bar, in1_bar, in0, E);

and (D2, in2_bar, in1_in0_bar, E);

and (D2, in2_bar, in1_in0_bar, E);
 and (D3, in2_bar, in1, in0, E);
 and (D4, in2, in1_bar, in0_bar, E);
  and (D5, in2, in1_bar, in0, E);
  and (D6, in2, in1, in0_bar, E);
 and (D7, in2, in1, in0, E);
endmodule
module Decoder_5x32 (
 output D31, D30, D29, D28, D27, D26, D25, D24, D23, D22, D21, D20, D19, D18, D17, D16, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0,
  input A4, A3, A2, A1, A0, E;
  wire E3, E2, E1, E0;
  Decoder_3x8 M0 (D7, D6, D5, D4, D3, D2, D1, D0, A2, aA1, A0, E0);
 Decoder_3x8 M1 (D15, D14, D13, D12, D11, D10, D9, D8, A2, A1, A0, E1);
 Decoder_3x8 M2 (D23, D22, D21, D20, D19, D18, D17, D16, in2, in1, in0, E2);
Decoder_3x8 M3 (D31, D30, D29, D28, D27, D26, D25, D24, A2, A1, A0, E3);
Decoder_2x4 M4 (E3, E2, E1, E0, A4, A3, E);
endmodule
```

Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.



```
module Decoder_2x4 (output D3, D2, D1, D0, input in1, in0, E);
not (in1_bar, in1);
not (in0_bar, in0);
and (D0, in1_bar, in0_bar, E);
and (D1, in1_bar, in0, E);
and (D2, in1, in0_bar, E);
and (D3, in1, in0, E);
endmodule

module Decoder_4x16 (
    output D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0, input A3, A2, A1, A0, E);
wire E3, E2, E1, E0;
Decoder_2x4 M0 (output D3, D2, D1, D0, input in1, in0, E0);
Decoder_2x4 M1 (output D7, D6, D5, D4, input in1, in0, E1);
Decoder_2x4 M3 (output D11, D10, D9, D8, input in1, in0, E2);
Decoder_2x4 M4 (output D15, D14, D13, D12, input in1, in0, E3);
Decoder_2x4 M4 (output E3, E2, E1, E0, input A3, A2, E);
endmodule
```

```
Inputs
                                 Outputs
D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7
                                 x y z V
0
   0
       0
           0
               0
                   0
                       0
                           0
                                 x x x 0
                                 0\ 0\ 0\ 1
1
   0
       0
           0
               0
                   0
                       0
                           0
    1
       0
           0
               0
                   0
                       0
                           0
                                 0 0 1 1
   X
       1
           0
               0
                   0
                       0
                           0
                                 0 1 0 1
                   0
                       0
                           0
                                 0 1 1 1
           1
   Х
       X
                                 1 0 0 1
                   0
                       0
                           0
   X
       X
           X
               1
X
   X
           X
                   1
                       0
                           0
                                 1 0 1 1
                       1
                           0
                                 1 \ 0 \ 0 \ 1
           X
                   X
                                 1 1 1 1
х
   Х
               X
```

If $D_2 = 1$, $D_6 = 1$, all others = 0 Output xyz = 100 and V = 1


 ${\bf module} \; {\sf Prob_4_64} \; ({\bf output} \; x, \, y, \, x, \, V, \, {\bf input}, \, {\sf D0}, \, {\sf D1}, \, {\sf D2}, \, {\sf D3}, \, {\sf D4}, {\sf D5} \; {\sf D6}, \, {\sf D7}); \\$

```
always @( D0, D1, D2, D3, D4,D5 D6, D7)
    case({D0, D1, D2, D3, D4, D5 D6, D7})
       8'b0000_0000:
                                     \{x, y, x, V\} = 4bxxx0;
                                     \{x, y, x, V\} = 4'b0001;
\{x, y, x, V\} = 4'b0011;
       8'b1000_0000:
       8'b0100_0000:
       8'b0010_0000:
                                     \{x, y, x, V\} = 4'b0101;
      \begin{array}{lll} 8 \\ b0001 \\ 0000 \\ 1000 \\ \end{array} & \begin{array}{ll} \{x,\,y,\,x,\,V\} = 4 \\ b0111; \\ \{x,\,y,\,x,\,V\} = 4 \\ b1001; \\ \{x,\,y,\,x,\,V\} = 4 \\ b1011; \\ \end{array}
                                     \{x, y, x, V\} = 4b1011;

\{x, y, x, V\} = 4b1001;

\{x, y, x, V\} = 4b1111;

\{x, y, x, V\} = 4b1010;
      8'b0000_0010:
8'b0000_0001:
       default:
                                                                                        // Use for error detection
    endcase
endmodule
```



```
module Mux_2x1 (
 output y_out,
input in1, in0, sel);
 not (sel_bar, sel);
 and (y0, in0, sel);
 and (y1, in1, sel);
or (y_out, in0, in1, sel_bar
endmodule
module Mux_4x1 (
 output y_out,
 input in3, in2, in1, in0, sel1, sel0);
 not (sel_1_bar, sel1);
 and (s0, sel_1_bar, sel0);
and (s0, sel_1_bar, sel0);
and (s1, sel[1], sel0);
Mux_2x1 M0 (y_M0, in0, in1, s0);
Mux_2x1 M1 (y_M1, in2, in3, s1);
or (y_out, y_M0, y_M1
endmodule
module Mux_8x1 (
 output y_out,
 input in7, in6, in5, in4, in3, in2, in1, in0, sel2, sel1, sel0
 Mux_4x1 M0 (y_M0, in3, in2, in1, in0, sel1, sel0);
Mux_4x1 M1 (y_M1, in7, in6, in5, in4, sl1, sel0);
Mux_2x1 M2 (y_out, y_M0, y_M1, sel2);
endmodule
module Mux_16x1 (
 output y_out,
```

 ${\it Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~Mano.~M.D.~Ciletti, Copyright~2012,} \\ {\it All rights reserved}.$

```
\begin{array}{l} \textbf{input} \ \text{in} 15, \ \text{in} 14, \ \text{in} 13, \ \text{in} 12, \ \text{in} 11, \ \text{in} 10, \ \text{in} 9, \ \text{in} 8, \ \text{in} 7, \ \text{in} 6, \ \text{in} 5, \ \text{in} 4, \ \text{in} 3, \ \text{in} 2, \ \text{in} 1, \ \text{in} 0, \ \text{se} 12, \ \text{se} 13, \ \text{se} 13,
```

 $\label{eq:def:Digital Design With An Introduction to the Verilog HDL-Solution Manual.~M.~M. Mano.~M.D.~Ciletti, Copyright 2012, \\ All rights reserved.$