Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix uncompliant begin in generate blocks #18

Merged
merged 1 commit into from
Nov 30, 2022

Conversation

flaviens
Copy link
Contributor

Hi there!

This fixes this Verilog uncompliance issue.

Thanks!
Flavien

@flaviens flaviens force-pushed the fix_begin_genvar branch 4 times, most recently from 10712ec to 87898d5 Compare October 26, 2022 12:06
@flaviens flaviens marked this pull request as draft October 27, 2022 09:23
@flaviens flaviens marked this pull request as ready for review October 27, 2022 15:52
@openpowerwtf
Copy link
Contributor

openpowerwtf commented Nov 28, 2022

Thanks for all those updates. I added the DCO - can you add the sign-off?

I did a cocotb/icarus build and also synthesized the units with Yosys (https://github.com/openpowerwtf/OpenROAD-Tests).

Signed-off-by: Flavien Solt <flsolt@ethz.ch>
@flaviens
Copy link
Contributor Author

Thank you for your feedback! I added the signoff.

@openpowerwtf openpowerwtf merged commit ae06f8d into OpenPOWERFoundation:master Nov 30, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Parse error on generate begin
2 participants