Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

For CI #1

Open
wants to merge 67 commits into
base: master
Choose a base branch
from
Open

For CI #1

wants to merge 67 commits into from

Conversation

ZenithalHourlyRate
Copy link
Collaborator

Related issue:

Type of change: bug report | feature request | other enhancement

Impact: no functional change | API addition (no impact on existing code) | API modification

Development Phase: proposal | implementation

Release Notes

When all 0, it is 32/64, which can not be represented
by log(32)/log(64)
The current Instructions.scala is not up-to-date with riscv-opcodes

Previous changes on this file seems to be adding new instructions manually,
this can be inferred from
riscv/riscv-opcodes@e2ebbf5
which changed the name from parse-opcodes to parse_opcodes
thus this PR reorders a lot of instructions and CSRs
As standard instructions are synced from riscv-opcodes
Rocket already implemented NMI in chipsalliance#2711,
however, riscv-opcodes currently does not have NMI
as it is a WIP (See riscv/riscv-opcodes#67)

To avoid generating Instructions.scala from a patched riscv-opcodes,
putting NMI related insts/CSRs into CustomInstructions is reasonable.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants