Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix timing of memblock #3062

Merged
merged 17 commits into from
Jun 18, 2024
Merged

Fix timing of memblock #3062

merged 17 commits into from
Jun 18, 2024

Commits on Jun 14, 2024

  1. ECC: add enable option for ecc

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    56e74bb View commit details
    Browse the repository at this point in the history

  2. ECC: physically disable tag ecc

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    02f1c95 View commit details
    Browse the repository at this point in the history

  3. Prefetcher: dont dynamically change pf confidence

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    d562d8a View commit details
    Browse the repository at this point in the history

  4. Prefetcher: use reg instead of wire when reordering for 3ld

    @happy-lx @weidingliu
    happy-lx authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    d697c1c View commit details
    Browse the repository at this point in the history

  5. PMP: optimize pmp timing (#2546)

    @good-circle @weidingliu
    good-circle authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    2018e38 View commit details
    Browse the repository at this point in the history

  6. LoadQueueReplay: fix enq ready logic

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    ece3fff View commit details
    Browse the repository at this point in the history

  7. LoadQueueRAW: simplify group logic

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    134812f View commit details
    Browse the repository at this point in the history

  8. LoadQueueRAW: use grouped instead of sliding

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    eb12fd9 View commit details
    Browse the repository at this point in the history

  9. StoreQueue: fix st mmio uop selection

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    53c10d9 View commit details
    Browse the repository at this point in the history

  10. StoreQueue: fix forward logic

    @cz4e @weidingliu
    cz4e authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    772a358 View commit details
    Browse the repository at this point in the history

  11. Dcache: data read valid should not rely on tag hit

    @good-circle @weidingliu
    good-circle authored and weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    6ac370b View commit details
    Browse the repository at this point in the history

  12. VMergeBuffer: refactor handshark between Split and MergeBuffer

    @weidingliu
    weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    b91db88 View commit details
    Browse the repository at this point in the history

  13. VLSU: delay 1 cycle to ldu/stu for better timing 

    This commit add pipelineConnect between vlSplit/vsSplit and ldu/stu.
    @weidingliu
    weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    75b7040 View commit details
    Browse the repository at this point in the history

  14. VSplit: refactor ready signal send to higher-level flow 

    This commit refactor ready signal's logic, which will get better timing
    @weidingliu
    weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    8957921 View commit details
    Browse the repository at this point in the history

  15. Memblock: VsegmentUnit's tlb resquest delay 1 cycle & latch vaddr 

    This commit latch vaddr for merge Dcache's data and delay 1 cycle tlb request for better timing.
    @weidingliu
    weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    98b5347 View commit details
    Browse the repository at this point in the history

  16. VLSU: remove splitBuffer for timing 

    This commit remove SplitBuffer for better timing. The function of SplitBuffer is only used to store unsplit UOPs, and deletion has little impact.
    @weidingliu
    weidingliu committed Jun 14, 2024
    Configuration menu
    Copy the full SHA
    9ecab8f View commit details
    Browse the repository at this point in the history

Commits on Jun 17, 2024

  1. Vsplit: Parameterised splitting address 128-bits alignment checking

    @weidingliu
    weidingliu committed Jun 17, 2024
    Configuration menu
    Copy the full SHA
    eb093eb View commit details
    Browse the repository at this point in the history