

# FILE OROLIA

## ART\_CARD


Réf PCB :    **ART\_CARD Rev 5**

- ⇒     7     SHEETS OF ELECTRICAL SCHEMATICS
- ⇒     1     ASSEMBLY DRAWING TOP
- ⇒     1     ASSEMBLY DRAWING BOTTOM
- ⇒     1     SILKSCREEN TOP
- ⇒     1     SOLDER MASK TOP
- ⇒     1     COPPER LAYER TOP
- ⇒     1     COPPER LAYER INNER 1
- ⇒     1     COPPER LAYER INNER 2
- ⇒     1     COPPER LAYER INNER 3
- ⇒     1     COPPER LAYER INNER 4
- ⇒     1     COPPER LAYER INNER 5
- ⇒     1     COPPER LAYER INNER 6
- ⇒     1     COPPER LAYER BOTTOM
- ⇒     1     SOLDER MASK BOTOM
- ⇒     1     SILKSCREEN BOTTOM
- ⇒     1     DRILL DRAWING
- ⇒     1     CIRCUIT BOARD SPECIFICATION




Angers Technopole  
49070 BEAUCOUZÉ  
Tél. : +33(0)2-41-48-41-40  
contact@artemis-cad.com

1 bis Avenue du Bois l'Abbé  
FRANCE  
Fax : +33(0)2-41-48-41-44  
www.artemis-cad.com




<div>&lt;Variant Name&gt;</div> <div>orolia</div>			
Title			
OVERVIEW			
Size	Document Number		Rev
A2	ART_CARD		5
Date:		Thursday, March 03, 2022	
FILE NAME		ART_CARD	Sheet 1 of 7


## FPGA POWER SUPPLY




## VCC Decoupling




## VCCP and VCCERAM Decoupling





### VCCA\_PLL and VCCH\_GXBL Decoupling



## VCCPT, VCCPGM, VCCBAT and VCCIO Decoupling



## VCCR/VCCT Decoupling



Title			FPGA POWER		
Size	Document Number				Rev
A2	ART_CARD				5
Date:	Thursday, March 03, 2022				
FILE NAME	ART_CARD		Sheet	2	of 7


The schematic diagram illustrates the internal components and connections of an FPGA-based system. Key sections include:

- FPGA:** The central component, labeled 'FPGA', with various pins and signals connected to other components.
- ART\_CARD:** The board name, prominently displayed in the title block.
- DATE:** Thursday, March 03, 2022.
- FILE NAME:** ART\_CARD.
- Sheet:** 3 of 7.
- Components and Connections:**
  - EEPROM:** A 24AA02 EEPROM connected to the FPGA via I2C or similar interface.
  - JTAG:** JTAG interface for programming the FPGA, including TCK, TMS, and TDI signals.
  - FPGA CONFIGURATION:** Signals for configuring the FPGA, such as USER\_B0, USER\_B1, etc.
  - CLOCKS:** Clock signals for the system, including CLK\_25M and CLK\_USR.
  - Other Signals:** Various control and data signals like CSN, CS0, CS1, etc.


The diagram uses standard electronic symbols for components like resistors, capacitors, and integrated circuits. It also includes a legend for the components and a list of components used in the design.

POWER NEED : FPGA : OCKO : Comp : TOTAL  
on 12V : : : 7500 : : 7500 mW  
on 11V\_ANA : : : : 80 : 80 mW  
on 5.0V : : : : 350 : 350 mW  
on 3.3V : : : : 243 : 243 mW  
on 1.8V : : : : 61 : 1704 mW  
on 0.95V : : : : 762 : 762 mW  
on 0.9V : : : : 2056 : 2056 mW  
-> 12695 mW


12V to 5V Switch Converter




5V to 3.3V LDO Converter




5V to 1.8V Switch Converter




5V to 0.95V Switch Converter




5V to 0.9V Switch Converter



ANALOG POWER SUPPLY



POWER CONNECTOR



<Variant Name>

orolia

Title  
**POWER SUPPLY**

Size  
**A2**

Document Number  
**ART\_CARD**


Rev  
**5**

Date:  
Thursday, March 03, 2022


FILE NAME  
**ART\_CARD**

Sheet  
**4 of 7**

OSCILLATOR POWER SUPPLY




MiniRubidium  
Miniature Atomic Clock




OCXO


EuroPack OCXO  
36x27mm  
Power : 3W (nom.) to 6W (Startup)




38x27mm NCOCXO  
Power : 1W (nom.) to 2W (Startup)




52x42mm NCOCXO  
Power : 3W (nom.) to 7.5W (Startup)




I2C VOLTAGE-LEVEL TRANSLATOR




OSCILLATOR CONTROL VOLTAGE




SQUARE TO Sine CONVERTER




HARMONIC FILTER




SINUS TO SQUARE CONVERTER



LOGIC VOLTAGE-LEVEL TRANSLATOR




Chip Scale Atomic Clock







## ANTENNA POWER SUPPLY



## GNSS RECEIVER




## GNSS STANDOFF




## BRACKET HOLES




## EXTENSION CONNECTOR




## USB-C CONNECTOR




## USB SELF-POWERED




## EEPROM FTDI




## EEPROM FTDI



## SPI VOLTAGE-LEVEL TRANSLATOR




## TEST POINTS






Title		
GNSS - EXTENSION		
Size	Document Number	Rev
A2	ART_CARD	5
Date:	Thursday, March 03, 2022	
FILE NAME	ART_CARD	Sheet 6 of 7









UNLESS OTHERWISE SPECIFIED:		NAME		DATE		G' 00 3' OROLIA FRANCE							
		DRAWN		H ECHELARD		03/03/2022		PART NUMBER: ART_CARD_PCB					
		THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE SOLE PROPERTY OF OROLIA. ANY REPRODUCTION, DISCLOSURE OR MANUFACTURE OF THIS INFORMATION IN PART OR AS A WHOLE WITHOUT THE WRITTEN PERMISSION OF OROLIA GROUP IS PROHIBITED.				TITLE:							
						ART_CARD							
MATERIAL		PCB				CHANGE RESTRICTED NO MANUAL CHANGES		SIZE		DWG. NO.		REV	
A3						ART_CARD_PCB		5					
FINISH				THIRD ANGLE PROJECTION		SCALE: 1:1		DO NOT SCALE		SHEET 1 OF 1			







Rev	DESCRIPTION	DATE	APPROVED
1			

UNLESS OTHERWISE SPECIFIED:		NAME	DATE	G' 00 J' OROLIA FRANCE	
		DRAWN	H ECHELARD	03/03/2022	PART NUMBER: ART_CARD_PCB
		THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE SOLE PROPERTY OF OROLIA. ANY REPRODUCTION, DISCLOSURE OR MANUFACTURE OF THIS INFORMATION IN PART OR AS A WHOLE WITHOUT THE WRITTEN PERMISSION OF OROLIA GROUP IS PROHIBITED.		TITLE: ART_CARD	
MATERIAL PCB				SIZE A3	DWG. NO. ART_CARD_PCB
FINISH				REV 5	
		SCALE: 1:1		DO NOT SCALE	
				SHEET 1 OF 1	






FILM: SERIGRAPHIE COMPOSANT	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22




FILM: EPARGNE COMPOSANT	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22







FILM: COMPOSANT	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22




FILM: COUCHE INTERNE 1	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22




FILM: COUCHE INTERNE 2	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22



FILM: COUCHE INTERNE 3	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22




FILM: COUCHE INTERNE 4	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22




FILM: COUCHE INTERNE 5	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22







FILM: COUCHE INTERNE 6	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22



FILM: SOUDURE	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22



FILM: EPARGNE SOUDURE	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22



FILM: SERIGRAPHIE SOUDURE	ARTEMIS
DOSSIER: ART_CARD Rev 5	03/03/22

[illegible]

<b>PCB Reference :</b> ART_CARD		<b>Index :</b> Rev 5	
<input checked="" type="checkbox"/> <b>PCB Unit</b>	<b>Unit PCB dimensions :</b> 167.65 X 99.15 mm		
<input type="checkbox"/> <b>Panel PCB :</b> 0	<b>Panel dimensions :</b> 0 X 0 mm		
<b>Material :</b> FR4	<b>Surface :</b> 1.66 dm <sup>2</sup>	<b>Track / Gap :</b> 0.15 / 0.15 mm	
<b>PCB Type :</b> MC8		<b>Finish Copper Thickness (µm) :</b> 12µ 17,5µ 35µ 40µm	
<b>PCB Thickness (mm) :</b> 16/10		<b>External Layer :</b> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <b>Intern Layer :</b> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	
<b>Technology</b> <input checked="" type="checkbox"/> Plated Trough Hole <input checked="" type="checkbox"/> Traditional <input type="checkbox"/> Press-fit Hole <input checked="" type="checkbox"/> SMT <input type="checkbox"/> Autre		<b>Via type :</b> Hole / pads ratio : 0,25/0,55 <input checked="" type="checkbox"/> Traditional Via <input type="checkbox"/> Via in pad <input type="checkbox"/> Laser Via <input type="checkbox"/> Stacked <input type="checkbox"/> Staggered <input type="checkbox"/> Blinded Via Couche départ et d'arrivée <input type="checkbox"/> Buried Via Couche départ et d'arrivée <input type="checkbox"/> Filled Via <input type="checkbox"/> Resin <input type="checkbox"/> Copper	
<b>Surface Treatement Finished</b> <input checked="" type="checkbox"/> Ni/Au Chemical <input type="checkbox"/> Sn/Pb surfondu <input type="checkbox"/> Sn/Cu HAL <input type="checkbox"/> Autre			
<b>Peelable Solder Mask</b> <input type="checkbox"/> Standard	<input type="checkbox"/> TOP <input type="checkbox"/> BOTTOM		
<b>Solder Mask</b> <input checked="" type="checkbox"/> Photo-imageable Green	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM		
<b>Silkscreen</b> <input checked="" type="checkbox"/> Ink White	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM		
<b>Electrical Test</b>		<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	
<input checked="" type="checkbox"/> <b>Impedance control :</b> 50 ohms <input checked="" type="checkbox"/> Produced <input type="checkbox"/> Measured			
<input checked="" type="checkbox"/> <b>Differential Pairs :</b> 85 ohms on layer 1, 3 and 8 ; 90 ohms on layer 4, 5 and 8 <input checked="" type="checkbox"/> Produced <input type="checkbox"/> Measured			
<input checked="" type="checkbox"/> <b>Stack-up :</b> voir avec le fabricant PCB et selon contraintes.			
<input type="checkbox"/> <b>Milling</b> Milling Diameter : 0 mm			
<b>Comments :</b> Construire un empilage pour avoir avoir des lignes 50 ohms en 150µm ( classe de la carte ) Pour les lignes 85 et 90 ohms, ajuster les largeurs si necessaire en gardant les isolations.			