

FILE OROLIA

ART_CARD




Réf PCB : **ART_CARD Rev 2**

- ⇒ 7 SHEETS OF ELECTRICAL SCHEMATICS
- ⇒ 1 ASSEMBLY DRAWING TOP
- ⇒ 1 ASSEMBLY DRAWING BOTTOM
- ⇒ 1 SILKSCREEN TOP
- ⇒ 1 SOLDER MASK TOP
- ⇒ 1 COPPER LAYER TOP
- ⇒ 1 COPPER LAYER INNER 1
- ⇒ 1 COPPER LAYER INNER 2
- ⇒ 1 COPPER LAYER INNER 3
- ⇒ 1 COPPER LAYER INNER 4
- ⇒ 1 COPPER LAYER BOTTOM
- ⇒ 1 SOLDER MASK BOTOM
- ⇒ 1 SILKSCREEN BOTTOM
- ⇒ 1 DRILL DRAWING
- ⇒ 1 STACK-UP
- ⇒ 1 CIRCUIT BOARD SPECIFICATION




Angers Technopole
49070 BEAUCOUZÉ
Tél. : +33(0)2-41-48-41-40
contact@artemis-cad.com

1 bis Avenue du Bois l'Abbé
FRANCE
Fax : +33(0)2-41-48-41-44
www.artemis-cad.com




orolia		
Title OVERVIEW		
Size A2	Document Number ART_CARD	Rev 2
Date: Tuesday, April 13, 2021		
FILE NAME ART_CARD	Sheet 1 of 7	


FPGA POWER SUPPLY




VCC Decoupling




VCCP and VCCERAM Decoupling





VCCA_PLL and VCCH_GXBL Decoupling



VCCPT, VCCPGM, VCCBAT and VCCIO Decoupling



VCCR/VCCT Decoupling



Title			FPGA POWER		
Size	Document Number				Rev
A2	ART_CARD				2
Date:	Tuesday, April 13, 2021				
FILE NAME	ART_CARD		Sheet	2	of 7


The image shows a complex PCB layout for an FPGA-based system. The layout is organized into several functional blocks:

- FPGA Section:** The top half of the image shows the FPGA pinout and its connections to various external components. Key components include:
 - Clocks:** CLK_25M and CLK_USR are connected to the FPGA's clock pins.
 - I/O:** Various pins are connected to external devices like the 10CX105F6725G (FPGA), 10CX105F6725G (EEPROM), and 10CX105F6725G (Flash).
 - Power and Ground:** Multiple power and ground pins are connected to the FPGA's power pins.
- FPGA FLASH CONFIGURATION:** This block shows the connection of the FPGA's flash memory to the system. It includes a 10CX105F6725G (Flash) and a 10CX105F6725G (EEPROM).
- FPGA CONFIGURATION:** This block shows the connection of the FPGA's configuration memory to the system. It includes a 10CX105F6725G (Flash) and a 10CX105F6725G (EEPROM).
- CLOCKS:** This block shows the connection of the system's clocks to the FPGA. It includes a 10CX105F6725G (Flash) and a 10CX105F6725G (EEPROM).
- EEPROM WITH UNIQUE ID:** This block shows the connection of the system's unique ID to the FPGA. It includes a 10CX105F6725G (Flash) and a 10CX105F6725G (EEPROM).


The layout is highly detailed, showing individual components, their values, and their connections to the FPGA pins. The components are labeled with their part numbers and values, and the connections are shown with lines and labels.

POWER NEED	:	FPGA :	OCXO :	Comp :	TOTAL
On 12V	:	:	7500 :	:	mW
On 11V_ANA	:	:	80 :	80	mW
On 5.0V	:	:	350 :	350	mW
On 3.3V	:	:	243 :	243	mW
On 1.8V	:	1643 :	61 :	1704	mW
On 0.95V	:	762 :	:	762	mW
On 0.9V	:	2056 :	:	2056	mW
				->	12695 mW


12V to 5V Switch Converter




5V to 3.3V LDO Converter




5V to 1.8V Switch Converter




5V to 0.95V Switch Converter



5V to 0.9V Switch Converter



ANALOG POWER SUPPLY



<Variant Name>




Title **POWER SUPPLY**


Size	Document Number	Rev
A2	ART_CARD	2

Date: Tuesday, April 13, 2021		
FILE NAME	ART CARD	Sheet 4 of 7

OSCILLATOR POWER SUPPLY




MiniRubidium
Miniature Atomic Clock




OCXO


EuroPack OCXO
36x27mm
Power : 3W (nom.) to 6W (Startup)




38x27mm NCOCXO
Power : 1W (nom.) to 2W (Startup)
7 bit I2C Address = x70, ALL FUNCTIONS




52x42mm NCOCXO
Power : 3W (nom.) to 7.5W (Startup)




5x7mm TCXO




I2C VOLTAGE-LEVEL TRANSLATOR




OSCILLATOR CONTROL VOLTAGE




SQUARE TO Sine CONVERTER




HARMONIC FILTER




SINUS TO SQUARE CONVERTER




LOGIC VOLTAGE-LEVEL TRANSLATOR




I2C VOLTAGE-LEVEL TRANSLATOR




Chip Scale Atomic Clock




ANTENNA POWER SUPPLY




GNSS RECEIVER






GNSS STANDOFF







Rev	DESCRIPTION	DATE	APPROVED
1			


UNLESS OTHERWISE SPECIFIED:		NAME		DATE		G' 00 J' OROLIA FRANCE					
		DRAWN		H ECHELARD		03/02/2021		PART NUMBER: ART_CARD_PCB			
		THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE SOLE PROPERTY OF OROLIA. ANY REPRODUCTION, DISCLOSURE OR MANUFACTURE OF THIS INFORMATION IN PART OR AS A WHOLE WITHOUT THE WRITTEN PERMISSION OF OROLIA GROUP IS PROHIBITED.						TITLE: ART_CARD			
MATERIAL PCB				CHANGE RESTRICTED NO MANUAL CHANGES		SIZE A3		DWG. NO. ART_CARD_PCB		REV 2	
FINISH				THIRD ANGLE PROJECTION 		SCALE: 1:1		DO NOT SCALE		SHEET 1 OF 1	







Rev	DESCRIPTION	DATE	APPROVED
1			

UNLESS OTHERWISE SPECIFIED:		NAME		DATE		G' 00 J · OROLIA FRANCE							
		DRAWN		H ECHELARD		03/02/2021		PART NUMBER: ART_CARD_PCB					
		THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE SOLE PROPERTY OF OROLIA. ANY REPRODUCTION, DISCLOSURE OR MANUFACTURE OF THIS INFORMATION IN PART OR AS A WHOLE WITHOUT THE WRITTEN PERMISSION OF OROLIA GROUP IS PROHIBITED.				TITLE: ART_CARD							
MATERIAL		PCB				CHANGE RESTRICTED NO MANUAL CHANGES		SIZE		DWG. NO.		REV	
FINISH						THIRD ANGLE PROJECTION		A3		ART_CARD_PCB		2	
						SCALE: 1:1		DO NOT SCALE		SHEET 1 OF 1			







SILKSCREEN TOP		ARTEMIS
FILE:	ART_CARD REV 2	26/04/21




SOLDER MASK TOP	ARTEMIS
FILE: ART_CARD REV 2	26/04/21




TOP LAYER	ARTEMIS
FILE: ART_CARD REV 2	26/04/21




INTERNAL 1 LAYER	ARTEMIS
FILE: ART_CARD REV 2	26/04/21




INTERNAL 2 LAYER		ARTEMIS
FILE:	ART_CARD REV 2	26/04/21




INTERNAL 3 LAYER	ARTEMIS
FILE: ART_CARD REV 2	26/04/21



FILM: COUCHE INTERNE 4	ARTEMIS
FILE: ART_CARD REV 2	26/04/21



BOTTOM LAYER	ARTEMIS
FILE: ART_CARD REV 2	26/04/21



SOLDER MASK BOTTOM	ARTEMIS
FILE: ART_CARD REV 2	26/04/21



SILKSCREEN BOTTOM	ARTEMIS
FILE: ART_CARD REV 2	26/04/21



Layer	Stack up	Supplier	Description	Supplier Description	Type	Base Thickness	Finish Thickness	Mask Thickness	εr	Loss Tangent	Resin Content	Impedance ID	
1			Solder resist	LPI	Solder resist			0.020	4.100	0.0000			
			Foil	17um Copper Foil	Foil	0.018	0.040					1, 2	
2		VENTEC	VT47-2113	VT-47	PREPREG	0.106	0.095		4.060	0.0000	57.000		
3		VENTEC	VT-47	0.127mm	Core	0.017	0.017		4.350	0.0000	0.000		
						0.127	0.127					3, 4	
						0.017	0.017						
4		VENTEC	VT47-2116	VT-47	PREPREG	0.132	0.121		4.150	0.0000	54.000		
		VENTEC	VT-47	0.711mm	Core	0.711	0.711		4.400	0.0000	0.000		
		VENTEC	VT47-2116	VT-47	PREPREG	0.132	0.121		4.150	0.0000	54.000		
5		VENTEC	VT-47	0.127mm	Core	0.017	0.017		4.350	0.0000	0.000		5, 6
						0.127	0.127						
						0.017	0.017						
6		VENTEC	VT47-2113	VT-47	PREPREG	0.106	0.095		4.060	0.0000	57.000		
			Foil	17um Copper Foil	Foil	0.018	0.040					7, 8	
			Solder resist	LPI	Solder resist			0.020	4.100	0.0000			

Copper Thickness = 0.148 | Dielectric Thickness = 1.399 | Solder Mask Thickness = 0.040 | Stack Up Thickness = 1.546 | Stack Up Thickness with Soldermask = 1.586

Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 2 in Layer	Ref. Plane 1 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Broadside 2nd Layer	Calculated Impedance	Target Impedance	Tol (+/- %)	Coating Between Traces (C3)	
1		Coated Microstrip 1B	1	0	2	0.150	0.000	0.000	0	50.090	50.000	10.000	0.000	
2		Edge Coupled Coated Microstrip 1B	1	0	2	0.150	0.150	0.000	0	87.470	85.000	10.000	0.020	
3		Offset Stripline 1B1A	3	5	2	0.160	0.000	0.000	0	50.950	50.000	10.000	0.000	
4		Edge Coupled Offset Stripline 1B1A	3	5	2	0.160	0.150	0.000	0	85.010	85.000	10.000	0.000	
5		Offset Stripline 1B1A	4	5	2	0.160	0.000	0.000	0	50.950	50.000	10.000	0.000	
6		Edge Coupled Offset Stripline 1B1A	4	5	2	0.160	0.150	0.000	0	85.010	85.000	10.000	0.000	
7		Coated Microstrip 1B	6	0	5	0.150	0.000	0.000	0	50.090	50.000	10.000	0.000	

StackName: Ouestronic_PCI Express_246183-Q_6L_VT47	Version:	Revision:	Modification:	Date of Revision:	Editor	Page 1/2	
Date: 28/01/2021	Associated Documents:						
Author: Mostefa Abdali							
Department: IDS							
Site: Tewkesbury							



Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 2 in Layer	Ref. Plane 1 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Broadside 2nd Layer	Calculated Impedance	Target Impedance	Tol (+/- %)	Coating Between Traces (C3)
--------------	-----------------	----------------	------------------------	-----------------------	-----------------------	------------------------	-----------------------	------------------------------	---------------------	----------------------	------------------	-------------	-----------------------------

8		Edge Coupled Coated Microstrip 1B	6	0	5	0.150	0.150	0.000	0	87.470	85.000	10.000	0.020
---	---	-----------------------------------	---	---	---	-------	-------	-------	---	--------	--------	--------	-------

Column Position	Drill Image	1st Layer	2nd Layer	Drill Type	Minimum Size	Fill Type	Data Filenames	Minimum Pad Size
-----------------	-------------	-----------	-----------	------------	--------------	-----------	----------------	------------------

1		1	6	Mechanical PTH	0.250	None		0.500
---	---	---	---	----------------	-------	------	--	-------

Notes

StackName: Ouestronic_PCI Express_246183-Q_6L_VT47	Version:	Revision:	Modification:	Date of Revision:	Editor	Page 2/2	
Date: 28/01/2021	Associated Documents:						
Author: Mostefa Abdali							
Department: IDS							
Site: Tewkesbury							

PCB Reference :		ART_CARD		Index :		Rev 2	
<input checked="" type="checkbox"/>	PCB Unit	Unit PCB dimensions :		167.65 X 106.65 mm			
<input type="checkbox"/>	Panel PCB : 0	Panel dimensions :		0 X 0 mm			
Material :		FR4		Surface :		1.79 dm ²	
				Track / Gap :		0.15 / 0.15 mm	
PCB Type :		MC6		Finish Copper Thickness (µm) :		12µ 17,5µ 35µ 40µm	
PCB Thickness (mm) :		16/10		External Layer :		<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/>	
				Intern Layer :		<input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	
Technology		<input checked="" type="checkbox"/> Plated Trough Hole		Via type :		Hole / pads ratio : 0,25/0,55	
<input checked="" type="checkbox"/> Traditional		<input type="checkbox"/> Press-fit Hole		<input checked="" type="checkbox"/> Traditional Via		<input type="checkbox"/> Via in pad	
<input checked="" type="checkbox"/> SMT		<input type="checkbox"/> Autre		<input type="checkbox"/> Laser Via		<input type="checkbox"/> Stacked <input type="checkbox"/> Staggered	
Surface Treatement Finished				<input type="checkbox"/> Blinded Via		Couche départ et d'arrivée	
<input checked="" type="checkbox"/> Ni/Au Chemical		<input type="checkbox"/> Sn/Pb surfondu		<input type="checkbox"/> Buried Via		Couche départ et d'arrivée	
<input type="checkbox"/> Sn/Cu HAL		<input type="checkbox"/> Autre		<input type="checkbox"/> Filled Via		<input type="checkbox"/> Resin <input type="checkbox"/> Copper	
Peelable Solder Mask		<input type="checkbox"/> Standard		<input type="checkbox"/> TOP		<input type="checkbox"/> BOTTOM	
Solder Mask		<input checked="" type="checkbox"/> Photo-imageable		Green		<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM	
Silkscreen		<input checked="" type="checkbox"/> Ink		White		<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM	
Electrical Test				<input checked="" type="checkbox"/> Yes		<input type="checkbox"/> No	
<input checked="" type="checkbox"/> Impedance control :				<input checked="" type="checkbox"/> Produced		<input type="checkbox"/> Measured	
50 ohms on layer 1, 3 and 4							
<input checked="" type="checkbox"/> Differential Pairs :				<input checked="" type="checkbox"/> Produced		<input type="checkbox"/> Measured	
85 ohms on layer 1, 3 and 6							
<input checked="" type="checkbox"/> Stack-up :		Ouestronic_PCI Express_246183-Q_6L_VT47.pdf					
<input type="checkbox"/> Milling		Milling Diameter :		0		mm	
Comments :							