

DEUNA USER'S GUIDE

Prepared by Educational Services
of
Digital Equipment Corporation

Copyright © 1983 by Digital Equipment Corporation
All Rights Reserved

The information in this document is subject to change without notice
and should not be construed as a commitment by Digital Equipment
Corporation. Digital Equipment Corporation assumes no responsibility
for any errors that may appear in this document.

Printed in U.S.A.

The manuscript for this book was created on a DIGITAL Word Processing System and, via a translation program, was automatically typeset on DIGITAL's DECset Integrated Publishing System. Book production was done by Educational Services Development and Publishing in Nashua, NH.

The following are trademarks of Digital Equipment Corporation:

digital	DECtape	Rainbow
DATATRIEVE	DECUS	RSTS
DEC	DECwriter	RSX
DECmate	DIBOL	UNIBUS
DECnet	MASSBUS	VAX
DECset	PDP	VMS
DECsystem-10	P/OS	VT
DECSYSTEM-20	Professional	Work Processor

CONTENTS

	Page
CHAPTER 1 INTRODUCTION	
1.1 SCOPE	1-1
1.2 ETHERNET OVERVIEW	1-1
1.3 DEUNA GENERAL DESCRIPTION	1-3
1.4 DEUNA SYSTEM OPERATION	1-5
1.4.1 ETHERNET Physical Channel Functions	1-7
1.4.2 ETHERNET Data Link Functions	1-7
1.4.3 Data Encapsulation	1-7
1.4.4 Data Decapsulation	1-8
1.4.5 Link Management	1-9
1.4.6 Functional Overview	1-9
1.4.6.1 Receive Function.....	1-9
1.4.6.2 Transmit Function.....	1-10
1.4.7 Diagnostics and Maintenance	1-11
1.5 DEUNA SPECIFICATIONS	1-12
1.6 RELATED DOCUMENTS	1-13
CHAPTER 2 INSTALLATION	
2.1 SCOPE	2-1
2.2 UNPACKING AND INSPECTION	2-1
2.3 PREINSTALLATION CONSIDERATIONS	2-2
2.3.1 Backplane Requirements	2-2
2.3.2 Bus Latency Constraints	2-2
2.3.3 Loading Requirements	2-2
2.4 PREINSTALLATION PREPARATION	2-3
2.4.1 Backplane Power Checks and Preparation.....	2-3
2.4.2 Device Address Assignment	2-3
2.4.2.1 First DEUNA Device Address (774510).....	2-4
2.4.2.2 Second DEUNA Device Address (Floating Address).....	2-5
2.4.3 Vector Address Assignment	2-5
2.4.3.1 First DEUNA Vector Address (120).....	2-6
2.4.3.2 Second DEUNA Vector Address (Floating Vector)	2-6
2.4.4 Boot Option Selection (PDP-11 Host Systems Only)	2-7
2.4.5 Self-Test Loop (For Manufacturing Use)	2-7
2.5 INSTALLATION AND CABLING	2-8
2.5.1 M7792 Port Module Installation	2-8
2.5.2 M7793 Link Module Installation	2-10
2.5.3 Bulkhead Interconnect Panel Assembly	2-11
2.5.3.1 Cabinets Without a Cabinet Bulkhead	2-11
2.5.3.2 Cabinets With a Cabinet Bulkhead	2-13
2.5.3.3 Connect the D-Connector	2-14
2.6 TESTING	2-14
2.6.1 Postinstallation Power Checks	2-14
2.6.2 Light Emitting Diode (LED) Checks	2-14
2.6.3 Diagnostic Acceptance Procedure	2-17

CHAPTER 3 SERVICE

3.1	SCOPE	3-1
3.2	MAINTENANCE PHILOSOPHY	3-1
3.3	DIAGNOSTIC DESCRIPTION	3-1
3.3.1	Self-Test	3-1
3.3.2	DEUNA VAX-11 Functional Diagnostic (EVDWB REV *.*)	3-4
3.3.3	DEUNA PDP-11 Functional Diagnostic (CZUAB*)	3-5
3.3.4	DEUNA VAX-11 Repair Level Diagnostic (EVDWA REV *.*)	3-7
3.3.5	DEUNA PDP-11 Repair Level Diagnostic (CZUAA*)	3-11
3.3.6	NI Exerciser (CZUAD*/EVDWC REV *.*)	3-14
3.3.7	DEC/X11 DEUNA Module (CXUAC*)	3-14
3.4	CORRECTIVE MAINTENANCE	3-14

CHAPTER 4 PROGRAMMING

4.1	INTRODUCTION	4-1
4.2	PROGRAMMING OVERVIEW	4-5
4.3	PORT CONTROL AND STATUS REGISTERS	4-7
4.3.1	Port Control and Status Register 0 (PCSR0)	4-16
4.4	PORT CONTROL BLOCK FUNCTIONS	4-17
4.4.1	Function Code 0 – No-Operation	4-19
4.4.2	Function Code 1 – Load and Start Microaddress	4-20
4.4.3	Function Code 2 – Read Default Physical Address	4-21
4.4.4	Function Code 3 – No-Operation	4-22
4.4.5	Function Codes 4/5 – Read/Write Physical Address	4-22
4.4.6	Function Codes 6/7 – Read/Write Multicast Address List	4-24
4.4.7	Function Codes 10/11 – Read/Write Ring Format	4-26
4.4.8	Function Codes 12/13 – Read/Read and Clear Counters	4-29
4.4.9	Function Codes 14/15 – Read/Write Mode	4-36
4.4.10	Function Codes 16/17 – Read/Read and Clear Port Status	4-39
4.4.11	Function Codes 20/21 – Dump/Load Internal Memory	4-41
4.4.12	Function Codes 22/23 – Read/Write System ID Parameters	4-44
4.4.13	Function Codes 24/25 – Read/Write Load Server Address	4-50
4.5	TRANSMIT DESCRIPTOR RING ENTRY	4-52
4.6	RECEIVE DESCRIPTOR RING ENTRY	4-57
4.7	TRANSMIT DATA BUFFER FORMAT	4-60
4.8	RECEIVE DATA BUFFER FORMAT	4-62
4.9	DEUNA OPERATION	4-63
4.9.1	Power On	4-63
4.9.2	Port Command Capability	4-64
4.9.3	Software Initialization	4-66
4.9.4	Polling	4-66
4.9.4.1	Receive Polling	4-67
4.9.4.2	Transmit Polling	4-68
4.9.5	Datagram Reception	4-69
4.9.6	Datagram Transmission	4-69
4.9.7	Parameter Alteration	4-69
4.9.8	Suspension of Operation-Port Command	4-71
4.9.9	Restart of Operation	4-71

4.9.10	DEUNA States	4-72
4.9.10.1	DEUNA State Related Functions	4-72
4.9.10.2	DEUNA State Transition	4-73
4.9.10.3	DEUNA State Information Retention	4-75
4.10	EXCEPTIONAL OPERATIONS	4-76
4.10.1	Channel Loopback	4-76
4.10.2	Remote Console and Down-Line Load	4-81
4.10.2.1	Remote Boot	4-88
4.10.2.2	Local Boot	4-95
4.10.2.3	Boot on Power Up	4-95
4.10.2.4	Primary Load State	4-96

APPENDIX A FLOWING DEVICE ADDRESSES AND VECTORS

A.1	FLOWING DEVICE ADDRESSES	A-1
A.2	FLOWING VECTOR ADDRESSES	A-3
A.3	DEVICE AND VECTOR ADDRESS ASSIGNMENT EXAMPLES	A-5

APPENDIX B REMOTE BOOTING AND DOWN-LINE LOADING

B.1	INTRODUCTION	B-1
B.2	SYSTEM CONFIGURATION GUIDELINES	B-1
B.3	REMOTE BOOT DISABLED	B-2
B.4	REMOTE BOOT WITH SYSTEM LOAD	B-2
B.5	REMOTE BOOT WITH ROM	B-4
B.6	REMOTE BOOT/POWER-UP BOOT WITH SYSTEM LOAD	B-5

APPENDIX C NETWORK INTERCONNECT EXERCISER

C.1	INTRODUCTION	C-1
C.2	RUN-TIME ENVIRONMENT REQUIREMENTS	C-2
C.3	FUNCTIONAL DESCRIPTION	C-2
C.3.1	Unattended Mode	C-2
C.3.1.1	Build	C-2
C.3.1.2	Direct Loop Message Test	C-2
C.3.1.3	Pattern Test	C-3
C.3.1.4	Multiple Message Activity Test	C-4
C.3.2	Operator-Directed Section	C-4
C.3.2.1	Operator Conversation	C-4
C.3.2.2	Collect IDs (Build)	C-7
C.3.2.3	Request ID	C-7
C.3.2.4	Pair-Node Testing	C-7
C.3.2.5	NI All Node Communications Test (End-to-End)	C-9
C.3.2.6	Summary Log	C-10

APPENDIX D VECTOR ADDRESS (REVB)

D.1	VECTOR ADDRESS ASSIGNMENT	D-1
D.1.1	First DEUNA Vector Address (120)	D-1
D.1.2	Second DEUNA Vector Address (Floating Vector)	D-1
D.2	BOOT OPTION SELECTION (PDP-11 HOST SYSTEMS ONLY) ...	D-3
D.3	SELF-TEST LOOP (FOR MANUFACTURING USE)	D-4

APPENDIX E DEUNA MICROCODE ECO PROCESS

E.1	INTRODUCTION	E-1
E.2	PATCH FILE FORMAT	E-1
E.3	PATCH PROCEDURE	E-3

FIGURES

Figure No.	Title	Page
1-1	Typical Large-Scale ETHERNET Configuration	1-2
1-2	DEUNA to ETHERNET Connection	1-4
1-3	PDP-11 Host System Block Diagram	1-5
1-4	VAX-11 Host System Block Diagram	1-6
1-5	Format of an ETHERNET Data Packet	1-8
1-6	DEUNA Receive Data Path	1-10
1-7	DEUNA Transmit Data Path	1-11
2-1	M7792 Port Module Physical Layout	2-4
2-2	M7793 Link Module Physical Layout	2-8
2-3	DEUNA Cable Connection Details	2-9
2-4	Typical Module Installation	2-10
2-5	Bulkhead Interconnect Panel Assembly	2-11
2-6	Bulkhead Interconnect Panel Assembly Installation	2-12
2-7	Typical System Cabinet Bulkhead Installation	2-13
2-8	Digital ETHERNET Loopback Connector	2-15
3-1	DEUNA Port Module Self-Test LEDs	3-2
3-2	DEUNA Troubleshooting Procedure	3-14
4-1	DEUNA CSRs and Host Memory Data Structures	4-6
4-2	PCSR0 Bit Format	4-10
4-3	PCSR1 Bit Format	4-12
4-4	PCSR2 Bit Format	4-14
4-5	PCSR3 Bit Format	4-15
4-6	Port Control Block Diagram	4-17
4-7	Function Code 0 – No Operation Bit Format	4-19
4-8	Function Code 1 – Load and Start Microaddress Bit Format	4-20
4-9	Function Code 2 – Read Default Physical Address Bit Format	4-21
4-10	Function Codes 4/5 – Read/Write Physical Address Bit Format	4-22
4-11	Function Codes 6/7 – Read/Write Multicast Address List PCBB Bit Format	4-24
4-12	Function Codes 6/7 – Read/Write Multicast Address List UDBB Bit Format	4-26
4-13	Function Codes 10/11 – Read/Write Ring Format PCBB Bit Format	4-26
4-14	Function Codes 10/11 – Read/Write Ring Format UDBB Bit Format	4-28
4-15	Function Codes 12/13 – Read/Write and Clear Counters PCBB Bit Format	4-29
4-16	UNIBUS Data Block Format for Counter List	4-31
4-17	Function Codes 14/15 – Read/Write Mode PCBB Bit Format	4-35
4-18	Function Codes 16/17 – Read/Read and Clear Port Status PCBB Bit Format	4-39
4-19	Function Codes 20/21 – Load/Dump Internal Memory PCBB Bit Format	4-41
4-20	Function Codes 20/21 – Load/Dump Internal Memory UDBB Bit Format	4-43
4-21	Function Codes 22/23 – Read/Write System ID Parameters PCBB Bit Format	4-44
4-23	Function Codes 22/23 – Read/Write System ID Parameters UDBB Bit Format	4-46
4-23	Function Codes 24/25 – Read/Write Load Server Address PCBB Bit Format	4-51
4-24	Transmit Descriptor Ring Entry Format	4-51
4-25	Receive Descriptor Ring Entry Format	4-57
4-26	Transmit Data Buffer Starting on an Even Byte Boundary	4-60
4-27	Transmit Data Buffer Starting on an Odd Byte Boundary	4-61
4-28	Receive Data Buffer Format	4-62

4-29	Port Command Sequence	4-65
4-30	DEUNA Software Initialization Sequence	4-66
4-31	Loop Message Format	4-77
4-32	Loopback Message Processing Flow	4-79
4-33	Request ID Message Format	4-83
4-34	System ID Message Format	4-85
4-35	Boot Message Format	4-88
4-36	Program Request Message Format	4-92
4-37	Memory Load with Transfer Address Message Format	4-98
A-1	UNIBUS Address Map	A-1
B-1	PDP-11 System	B-1
B-2	Remote Boot with System Load Functional Flow	B-3
B-3	Remote Boot with System ROM Functional Flow	B-4
B-4	Power-Up Boot with System Load Functional Flow	B-5
C-1	Direct Loop Message Test Example	C-3
C-2	Transmit Assist Loopback Testing Example	C-8
C-3	Receive Assist Loopback Testing Example	C-8
C-4	Full Assist Loopback Testing Example	C-9
C-5	Example Test Configuration for All Node Communications Test..	C-9
D-1	M7792 Port Module Physical Layout	D-2
E-1	Patch File Format	E-1
E-2	Data Block Format	E-2

TABLES

Table No.	Title	Page
1-1	DEUNA Specifications	1-12
1-2	Related Hardware and Software Documents	1-13
2-1	DEUNA Parts List	2-2
2-2	DEUNA UNIBUS Loading	2-3
2-3	DEUNA Power Chart	2-3
2-4	Floating Address Assignment	2-5
2-5	Floating Vector Assignment	2-6
2-6	Boot Option Selection (M7792 E62 – S8 & S9)	2-7
2-7	Self-Test Loop Switch (M7792 E62 – S10)	2-8
2-8	DEUNA LED Indicator Functions	2-16
2-9	DEUNA Diagnostics	2-17
3-1	DEUNA Self-Test LED Codes	3-3
3-2	DEUNA VAX-11 Functional Diagnostic Summary (EVDWB REV*.*)	3-4
3-3	DEUNA PDP-11 Functional Diagnostic Summary (CZUAB*)	3-5
3-4	DEUNA VAX-11 Repair Level Diagnostic Summary (EVDWA REV *.*)	3-7
3-5	DEUNA PDP-11 Repair Level Diagnostic Summary (CZUAA*)	3-10

4-1	DEUNA Control Functions	4-2
4-2	DEUNA Port Commands	4-2
4-3	DEUNA Data Functions	4-3
4-4	DEUNA Ancillary Commands	4-3
4-5	Maintenance Functions	4-4
4-6	PCSR 0 Bit Description	4-7
4-7	PCSR 1 Bit Description	4-11
4-8	PCSR1 {13.08} Self-Test Codes	4-12
4-9	PCSR 2 Bit Description	4-14
4-10	PCSR 3 Bit Description	4-15
4-11	Port Control Block Bit Descriptions	4-17
4-12	Port Control Functions	4-18
4-13	Function Code 0 – No-Operation Bit Descriptions	4-19
4-14	Function Code 1 – Load and Start Microaddress Bit Descriptions	4-20
4-15	Function Code 2 – Read Default Physical Address	4-21
4-16	Function Codes 4/5 – Read/Write Physical Address Bit Descriptions	4-23
4-17	Function Codes 6/7 – Read/Write Multicast Address List PCBB Bit Descriptions	4-24
4-18	Function Code 10/11 – Read/Write Ring Format PCBB Bit Descriptions	4-27
4-19	Function Code 10/11 – Read/Write Ring Format UDBB Bit Descriptions	4-28
4-20	Function Code 12/13 – Read/Read and Clear Counters PCBB Bit Descriptions	4-30
4-21	Function Code 12/13 – Read/Read and Clear Counters UDBB Bit Descriptions	4-33
4-22	Function Code 14/15 – Read/Write Mode PCBB Bit Descriptions	4-36
4-23	Function Code 16/17 – Read/Read and Clear Port Status	4-39
4-24	Function Code 20/21 – Dump/Load Internal Memory PCBB Bit Descriptions	4-42
4-25	Function Code 20/21 – Load/Dump Internal Memory UDBB Bit Descriptions	4-43
4-26	Function Code 22/23 – Read/Write System ID Parameters PCBB Bit Descriptions	4-44
4-27	Function Code 22/23 – Read/Write System ID Parameters UDBB Bit Description	4-47
4-28	Function Code 24/25 – Read/Write Load Server Additional PCBB Bit Descriptions	4-51
4-29	Transmission Descriptor Ring Base (TDRB) Bit Descriptions	4-52
4-30	Receive Descriptor Ring Entry Bit Descriptions	4-58
4-31	DEUNA Self-Test Failure Results	4-63
4-32	DEUNA Port Commands	4-64
4-33	Format of an ETHERNET Data Packet	4-69
4-34	RUNNING State Parameter Alteration Impact Summary	4-70
4-35	DEUNA State Function Summary	4-72
4-36	DEUNA State Transition	4-73
4-37	State Information Retention Summary	4-75
4-38	Loopback Message Field Descriptions	4-78
4-39	Boot Select Capability of the DEUNA	4-82
4-40	Request ID Message Field Descriptions	4-84
4-41	System ID Message Field Descriptions	4-86
4-42	Boot Message Field Descriptions	4-89
4-43	Program Request Message Field Description	4-93
4-44	Memory Load with Transfer Address Message Field Descriptions	4-99
A-1	Floating Device Address Ranking Sequence	A-2
A-2	Floating Vector Ranking Sequence	A-3
B-1	Remote and Down-Line Load Configuration Guidelines	B-2
C-1	Message Pattern Test Message Types	C-3
C-2	Operator Command Summary	C-4
C-3	All Node Communications Testing Matrix	C-10
C-4	Summary Information	C-10

D-1	Floating Vector Assignment	D-1
D-2	Boot Option Selection (M7792 E62 – S7&S8)	D-3
D-3	Self-Test Loop Switch (M7792 E62 – S9)	D-4

EXAMPLES

Example No.	Title	Page
4-1	Writing Interrupt Bit in PCSR0	4-16
4-2	Ring Pointer Initialization	4-67

CHAPTER 1

INTRODUCTION

1.1 SCOPE

This chapter introduces the DIGITAL Equipment UNIBUS Network Adapter (DEUNA), including its operation and specifications, and overviews the ETHERNET local area network. Additional documents are listed for the reader who wishes more information about the ETHERNET, the DEUNA, or local area networks.

1.2 ETHERNET OVERVIEW

ETHERNET is a local area network that provides a communications facility for high-speed data exchange among computers and other digital devices located within a moderately sized geographic area. It is intended primarily for use in such areas as office automation, distributed data processing, terminal access, and other situations requiring economical connection to a local communication medium carrying traffic at high-peak data rates.

The primary characteristics of ETHERNET include:

- Topology – Branching bus
- Medium – Shielded coaxial cable, Manchester encoded digital base-band signaling
- Data Rate (Physical Channel) – 10 million bits per second (maximum)
- Maximum Separation of Nodes – 2.8 kilometers (1.74 miles)
- Maximum Number of Nodes – 1,024
- Network Control – Multiaccess – fair distribution to all nodes
- Access Control – Carrier Sense, Multiple Access with Collision Detect (CSMA/CD)
- Packet Length – 64 to 1518 bytes (includes variable data field of from 46 to 1500 bytes less 8-byte preamble).

The ETHERNET falls into a middle ground between long-distance, low-speed networks that carry data for hundreds or thousands of kilometers and specialized high-speed interconnections generally limited to tens of meters. Using a branching bus topology, ETHERNET provides a local area communications network allowing a 10M bits/s data rate over a coaxial cable at a distance of up to 2.8 km (1.74 mi).

A single ETHERNET can connect up to 1,024 nodes for a local point-to-point/multipoint network. An example of a typical large-scale ETHERNET configuration is shown in Figure 1-1.




Figure 1-1 Typical Large-Scale ETHERNET Configuration

To configure ETHERNET, certain limits are imposed on the physical channel to ensure the optimal performance of the network. The maximum configuration for an ETHERNET is as follows:

- A segment of coaxial cable can be a maximum of 500 meters (1640.5 feet) in length. Each segment must be terminated at both ends in its characteristic impedance.
- Up to 100 nodes can be connected to any segment of the cable. Nodes on a cable segment must be spaced at least 2.5 meters (8.2 feet) apart.

- The maximum length of coaxial cable between any two nodes is 1,500 meters (4921.5 feet).
- The maximum length of the transceiver cable between a transceiver and a controller is 50 meters (164.05 feet).

NOTE

In addition to internal cabling between the DEUNA and its bulkhead assembly, the DEUNA will support an additional 40 meters of transceiver cable.

- A maximum of 1,000 meters (3281 feet) of point-to-point link is allowed for extending the network.
- Repeaters can be used to continue signals from one cable segment of the ETHERNET to another. A maximum of two repeaters can be placed in the path between any two nodes.

1.3 DEUNA GENERAL DESCRIPTION

The DEUNA is a data communications controller used to interface VAX-11 and PDP-11 family computers to the ETHERNET local area network. Features of the DEUNA include:

- High speed transmission and reception
- 10M bit data rate
- Transmit and receive data link and buffer management
- Data encapsulation and decapsulation
- Data encoding and decoding
- Collision detection and automatic retransmission
- 32-bit Cyclic Redundancy Check (CRC) error detection
- 32 KB (16 KW) buffer for datagram reception transmission, and maintenance requirements
- Down-line loading and remote load detect capabilities
- Internal ROM based microdiagnostics to facilitate diagnosis and maintenance of both the DEUNA-AA and the DIGITAL H4000 transceiver
- Unique 48-bit Default Physical Address (reprogrammable)

The DEUNA has two hex-height modules, a bulkhead interconnect panel, and associated cables. It physically and electrically connects to the ETHERNET cable via the DIGITAL H4000 transceiver and the appropriate transceiver cable as shown in Figure 1-2.





Figure 1-2 DEUNA to ETHERNET Connection

1.4 DEUNA SYSTEM OPERATION

The DEUNA controller performs both the ETHERNET data link layer functions and a portion of the physical channel functions. It also provides the following network maintainability features.

- Loopbacks maintenance messages from other stations.
- Periodically transmits system identification.
- Loads and remotely boots UNIBUS systems from other stations on the network.

The DEUNA is a microprocessor-based device that, when connected to the DIGITAL H4000 ETHERNET transceiver, provides all the logic necessary to connect VAX-11 and UNIBUS PDP-11 family minicomputers to an ETHERNET local area network (Figures 1-3 and 1-4). The controller performs data encapsulation and decapsulation, data link management, and all channel access functions to ensure maximum throughput with minimum host processor intervention.



TK-9816

Figure 1-3 PDP-11 Host System Block Diagram




Figure 1-4 VAX-11 Host System Block Diagram

TK-9815

1.4.1 ETHERNET Physical Channel Functions

The DEUNA provides the following specific ETHERNET physical channel functions necessary to interface to the DIGITAL H4000 ETHERNET transceiver:

During Transmission

- Generates the 64-bit preamble for synchronization.
- Provides parallel-to-serial conversion of the frame.
- Generates the Manchester encoding of data.
- Ensures proper channel access by monitoring and sensing the carrier from any stations' transmission.
- Monitors the self-test collision detect signal from the DIGITAL H4000 transceiver.

During Reception

- Senses carrier from any station's transmission.
- Performs Manchester decoding of the incoming bit streams.
- Synchronizes to the preamble and removes it prior to processing.
- Provides serial-to-parallel conversion of the frame.
- Buffers received packets.

1.4.2 ETHERNET Data Link Functions

The DEUNA provides the following specific ETHERNET data link layer functions:

- Calculates the 32-bit CRC value and places it in the packet sequence field upon transmission.
- Attempts automatic retransmission upon collision detection.
- Checks incoming packets for proper CRC value.
- Performs address filtration.

1.4.3 Data Encapsulation

The ETHERNET packet format is shown in Figure 1-5. Each packet begins with a 64-bit preamble used for synchronization by the receiving station, and ends with a 32-bit packet check sequence. Packets are separated by a specified minimum spacing period of 9.6 μ s.

The destination address field contains the address(es) of the station(s) where the packet is sent. The address may represent: the unique or physical addresses of a particular station; a multicast, or group address, associated with a set of stations; and a broadcast address for all stations on the network.

The source address field specifies the physical address of the transmitting station. Each DEUNA has a unique 48-bit address value determined during manufacture. This value is called the default physical address. The system software can override this value and assign a different physical address.




Figure 1-5 Format of an ETHERNET Data Packet

The type field is specified for use by high-level network protocols. It indicates how the content of the data field is to be interpreted. The type field is used by higher-level architecture to further decapsulate the data.

The data field may have between 46 and 1500 bytes of data. The DEUNA can be initialized to automatically insert null characters if the amount of data is less than the minimum 46-byte data size.

The packet check sequence contains a 32-bit Cyclic Redundancy Check (CRC) value determined and inserted by the DEUNA during transmission.

1.4.4 Data Decapsulation

The DEUNA continuously monitors the signals transmitted by the DIGITAL H4000 transceiver. After sensing a carrier, the preamble sequence of the received packet is used by the controller for synchronization. It then processes the destination address field through a hardware comparator to determine whether or not the incoming packet is intended for its station. The DEUNA accepts only packets with a destination address that matches one of the following types of address:

1. The physical address of the station
2. The broadcast address for all stations
3. One of the ten multicast group addresses the user may assign to the DEUNA, when desired
4. Any multicast address, when desired
5. All addresses, when desired

The DEUNA performs a hardware comparison of the 6-byte destination address to determine if there is a match with the station's physical address or with one of the ten user-designated multicast addresses. If necessary, all multicast addresses may be passed to higher-level software for decoding when more than ten multicast address groups are required by the user.

To assist in network management functions and fault diagnosis, the DEUNA can operate in a mode that effectively disregards the internal address filter logic. This allows all packets received from the network to be accepted. The DEUNA verifies the integrity of the received data by performing a 32-bit CRC check on the received packet.

1.4.5 Link Management

The method by the ETHERNET for channel access is called carrier sense, multiple access with collision, detect (CSMA/CD). The DEUNA controls all of the link management functions necessary to successfully place or remove a packet of data on the ETHERNET network. These functions include:

- **Carrier Deference** – The DEUNA monitors the physical channel for traffic. When the channel is busy, it defers to the passing packet by delaying any transmission of its own.
- **Collision Detection** – Collisions occur when two or more stations attempt to transmit data simultaneously on the channel. The DEUNA monitors the collision sense signal generated by the DIGITAL H4000 transceiver. When a collision is detected, the DEUNA continues to transmit long enough to ensure that all network stations detect the collision.
- **Collision Backoff and Retransmission** – When a controller attempts transmission and encounters a collision on the channel, it attempts a retransmission a short time later. The schedule for retransmission is determined by a controlled randomization process. The DEUNA attempts to transmit a total of sixteen times and reports an error if it is not successful.

1.4.6 Functional Overview

The DEUNA is a microprocessor-controlled interface between the UNIBUS (host memory) and the ETHERNET. It has two basic functions: Receive and Transmit.

1.4.6.1 Receive Function – Figure 1-6 shows the data path through the DEUNA for the receive function. The data travels through the DEUNA as follows:

1. Data from the ETHERNET is received by the LINK which:
 - Performs Manchester decoding of data
 - Decapsulates data
 - Filters address
 - Converts serial to parallel data
 - Checks CRC
 - Moves data to local memory and notifies T11 that there is a message to be sent to host memory
2. When the message is in local memory, the T11 microprocessor gets the starting address of where the message is to go in host memory and sets up the DMA engine.
3. The DMA engine moves the message to host memory.
4. After data is moved the T11 informs the host of the message.




Figure 1-6 DEUNA Receive Data Path

1.4.6.2 Transmit Function – Figure 1-7 shows the data path through the DEUNA for the transmit function. The data travels through the DEUNA as follows:

1. The host processor notifies the T11 that there is a message the host wants transmitted on the ETHERNET.
2. The T11 moves the message from host memory to local memory via DMA and tells the link there is a message to be transmitted.
3. The link transmits the message by doing the following:
 - Generates the preamble.
 - Performs parallel-to-serial conversion.
 - Generates CRC.
 - Performs manchester encoding of data.
 - Transmits the message.
 - If there is a collision on the ETHERNET, attempts to re-transmit the message up to 15 times.
4. The T11 notifies the host when the message has been transmitted.




Figure 1-7 DEUNA Transmit Data Path

1.4.7 Diagnostics and Maintenance

The DEUNA utilizes both microdiagnostics and extensive system and network diagnostics to greatly minimize the time to isolate and diagnose a network communication fault. On-board self-test microdiagnostics automatically test the major DEUNA component logic both on powerup and at the user's discretion. Light-emitting diodes on the edge of the port module (M7792) indicate a specific module problem.

The DEUNA does not transmit longer than the maximum ETHERNET packet transmit period. It contains an automatic control to prevent monopolizing the ETHERNET channel. A built-in Time Domain Reflectometry circuit is provided to help find the location and nature of cable faults.

The controller continuously monitors the power applied to the DIGITAL H4000 transceiver to ensure compliance with the transceiver requirements. In addition, the H4000 provides a positive functional verification (heartbeat) after every attempted transmission which indicates its proper operation, including the collision sense circuitry.

Comprehensive system diagnostics provide loopback capability through the DEUNA, transceiver, or the ETHERNET network itself. The DEUNA allows remote stations to loopback once it has successfully passed the on-board self-test microdiagnostic. This provides both a local and remote station diagnostic capability. Network error conditions are detected and statistics tabulated for use by higher level network management applications.

1.5 DEUNA SPECIFICATIONS

Table 1-1 lists the DEUNA specifications.

Table 1-1 DEUNA Specifications

Specification	Description
Operating Mode	Half-duplex
Data Format	ETHERNET specification
Date Rate (Physical Channel)	10M bits/s
Network Specifications	1024 stations maximum
UNIBUS Bus Loading	
Module Pair	1 dc loads 4 ac loads
DC Power Requirements	
Port Module	+5 V, 7.0 A
Link Module	+5 V, 9.0 A -15 V, 1.0 A (for H4000 transceiver)
Physical Size	
Port and Link Modules	Height (hex): 21.4 cm (8.4 in) Length: 39.8 cm (15.7 in)
Cable Interface Panel	Height: 10.6 cm (4.0 in) Length: 10.6 cm (4.0 in)
Operating Environment	
Temperature	10°C to 40°C (50°F to 104°F)
Relative Humidity	10 to 90% (noncondensing)
Wet Bulb Temperature	28°C (82°F) maximum
Dew Point	2°C (36°F) minimum
Altitude	Sea level to 2.4 km (8,000 ft)
Shipping Environment	
Temperature	-40°C to 66°C (-40°F to 151°F)
Relative Humidity	0 to 90% (noncondensing)
Altitude	Sea level to 9 km (30,000 ft)

1.6 RELATED DOCUMENTS

Table 1-2 lists related documents.

Table 1-2 Related Hardware and Software Documents

Title	Document Numbers
<i>MICRO T-11 Microprocessor User's Guide</i>	EK-DCT11-UG
<i>H4000 Technical Description</i>	EK-H4000-TM
<i>The ETHERNET, A Local Area Network, Data Link Layer, and Physical Layer Specifications</i>	AA-K759A-TK
<i>ETHERNET Installation Guide</i>	EK-ETHER-IN
<i>Introduction to Local Area Networks</i>	EB-22714-18
<i>DEUNA Maintenance Print Set</i>	MP-10378

DIGITAL personnel may order hardcopy documents from:

Digital Equipment Corporation
444 Whitney Street
Northboro, MA 01532

Attn: Publishing and Circulation Services (NRO3/W3)
Order Processing Section

Customers may order hardcopy documents from:

Digital Equipment Corporation
Accessories and Supplies Group
Cotton Road
Nashua, New Hampshire 03060

For information call: 1-800-257-1710

Information concerning microfiche libraries may be obtained from:

Digital Equipment Corporation
Micropublishing Group (BUO/E46)
12 Crosby Drive
Bedford, MA 01730

CHAPTER 2

INSTALLATION

2.1 SCOPE

This chapter provides the necessary information and procedure for installing a DEUNA in a PDP-11 or VAX-11 host system. The chapter is divided into the following sections.

- Unpacking and Inspection – Verify that shipment is complete and undamaged.
- Preinstallation Considerations – Verify that the host system meets the installation requirements of the DEUNA.
- Preinstallation Preparation – Prepare the host system and the DEUNA subsystem for proper operation.
- Installation and Cabling – Install and cable the DEUNA in the host system.
- Testing – Verify that the DEUNA and the host system are operating correctly.

2.2 UNPACKING AND INSPECTION

Unpacking a DEUNA subsystem consists of removing the equipment from its shipping containers, verifying that there are no missing parts, and inspecting the equipment for damage. Report any damages or shortages to the shipper and notify the DIGITAL representative.

1. Before opening the shipping containers, check them for external damage such as dents, holes, or crushed corners.
2. Open and unpack each container. Inventory the contents against the shipping list. Table 2-1 lists the parts supplied with each DEUNA subsystem.

NOTE

**Shipping containers and packing materials should
be retained if reshipment is contemplated.**

3. Inspect each DEUNA part for shipping damage. Check the modules carefully for cracks, breaks, or loose components such as socketed chips.

Table 2-1 DEUNA Parts List

Description	Part Number
DEUNA Port Module	M7792
DEUNA Link Module	M7793
Module Interconnect Cable	BCO8R-1 (2)
Bulkhead Cable Assembly	70-18798-08
Bulkhead Interconnect Panel Assembly	70-18799-00
DEUNA User's Guide	EK-DEUNA-UG

2.3 PREINSTALLATION CONSIDERATIONS

The following factors should be considered before installing a DEUNA to verify that the host system can accept the DEUNA and that it can be installed correctly.

2.3.1 Backplane Requirements

The DEUNA requires two hex-height, Small Peripheral Controller (SPC) slots that can be configured for Nonprocessor Request (NPR) operation. Two adjacent slots are preferred, but not necessary. Any SPC backplane (DD11-B(REV E) or later) can accept the DEUNA modules. The DEUNA can be placed anywhere on the UNIBUS before all UNIBUS repeaters.

2.3.2 Bus Latency Constraints

Bus latency is an important factor in determining where to place the DEUNA in the backplane. On systems with many high-speed Direct Memory Access (DMA) devices, the bus latency may adversely affect the DEUNA's performance.

To obtain optimum performance, select a backplane location that places DEUNA on the UNIBUS bus before all devices with a lower NPR rate and before all UNIBUS repeaters. The closer the physical placement of the DEUNA to the processor, the higher its DMA device priority. If optimum performance is not a factor, the DEUNA can be installed anywhere on the UNIBUS (before all repeaters) that meets the requirements of the system. Reconfigure the system as necessary to provide the DEUNA with backplane slots at the selected UNIBUS location for the desired performance.

2.3.3 Loading Requirements

Make sure that system loading capacities are not exceeded as a result of installing the DEUNA subsystem. Tables 2-2 and 2-3 list the UNIBUS loading and power supply current requirements of the DEUNA, respectively.

NOTE

Check power supply voltages before and after installation to verify that no overvoltage or overloading conditions exist.

Table 2-2 DEUNA UNIBUS Loading

Modules	UNIBUS DC Loads	UNIBUS AC Loads
M7792 & M7793 (combined)	1	4

Table 2-3 DEUNA Power Chart

Module	Voltage Rating	Maximum Voltage	Minimum Voltage	Backplane Pin
M7792	+ 5 Volts @ 7.0 A	+ 5.25 Volts	+ 4.75 Volts	CA2
M7793	+ 5 Volts @ 9.0 A	+ 5.25 Volts	+ 4.75 Volts	CA2
	-15 Volts @ 1.0 A (for H4000 Transceiver)	-15.75 Volts	-14.25 Volts	FB2

2.4 PREINSTALLATION PREPARATION

Prepare the host system and DEUNA subsystem for proper operation using the following procedure.

2.4.1 Backplane Power Checks and Preparation

Perform the following operations on the backplane slots previously selected for DEUNA module installation.

1. With system power OFF, conduct resistance checks on the backplane voltage sources to ground to be sure that no short circuit conditions exist.
2. Turn system power ON. Verify that backplane voltages are within specified tolerances. Refer to Table 2-3 for the voltage ranges and backplane pin assignments. Turn system power OFF.
3. If present, remove the grant continuity modules.
4. If present, remove the Nonprocessor Grant (NPG) jumper wire that runs between backplane pins CA1 and CB1 on the slot selected for installation of the M7792 port module.

NOTE

If the M7792 port module is removed from the system, be sure to either replace the NPG jumper wire and install a G727 single-height grant module, or install a G7273 dual-height grant module.


2.4.2 Device Address Assignment

Assign the DEUNA a device address from the Input/Output (I/O) page of memory address space. The first DEUNA being installed in a system must be assigned the address 774510. For the second, and any subsequent DEUNA being installed in the same system, the device address must be selected from the floating address space of the I/O page. The device address is assigned by configuring switch pack E40 on the M7792 port module to the desired address.

2.4.2.1 First DEUNA Device Address (774510) – Assign device address 774510 to the first DEUNA being installed in a system by configuring switch pack E40 on the M7792 port module as shown below. Note that this address could overlap the twenty-third (23rd) DP11 if present in the system. Refer to Figure 2-1 for the location of E40 on the M7792 module.

M7792 - E40										
S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	
OFF	ON	ON	OFF	ON	OFF	ON	ON	OFF	OFF	

NOTE
An OFF (open) switch responds to a logical one (1) on the bus.



TK-10029

Figure 2-1 M7792 Port Module Physical Layout

2.4.2.2 Second DEUNA Device Address (Floating Address) – Assign a device address to the second (or subsequent) DEUNA being installed in a system by configuring switch pack E40 on the M7792 port module to the desired address determined from the floating address allocation. Refer to Table 2-4 for the correlation between switch number and address bit. The ranking device address assignment of the DEUNA is twenty-five (25). Refer to Appendix A for more information on floating address allocation.

Table 2-4 Floating Address Assignment

MSB															LSB		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
1	1	1	SWITCH PACK E40												0	0	0
SWITCH NUMBER	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	FLOATING ADDRESS						
											OFF	OFF	OFF	OFF	760010		
											OFF	OFF	OFF	OFF	760020		
											OFF	OFF	OFF	OFF	760030		
											OFF	OFF	OFF	OFF	760040		
											OFF	OFF	OFF	OFF	760050		
											OFF	OFF	OFF	OFF	760060		
											OFF	OFF	OFF	OFF	760070		
											OFF	OFF	OFF	OFF	760100		
															...		
															760200		
															...		
															760300		
															...		
															760400		
															...		
															760500		
															...		
															760600		
															...		
															760700		
															...		
															761000		
															...		
															762000		
															...		
															763000		
															...		
															764000		

NOTE: SWITCH OFF (OPEN) RESPONDS TO LOGICAL ONE ON THE UNIBUS.

TK-9760

2.4.3 Vector Address Assignment

NOTE
For M7792 Revision B modules, refer to Appendix D of this guide.

Assign the DEUNA a vector address from the reserved vector area of memory address space. The first DEUNA being installed in a system must be assigned the vector 120. The second (and any subsequent) DEUNA being installed in the same system must select the vector address from the floating vector area of reserved vector address space. The vector address is assigned by configuring switch pack E62 on the M7792 port module to the desired vector.

2.4.3.1 First DEUNA Vector Address (120) – Assign vector address 120 to the first DEUNA in the system by configuring S1-S7 of switch pack E62, on the M7792 port module, as shown below. Note that this vector is also used by the XY11. Refer to Figure 2-1 for the location of E62 on the M7792 module.

M7792 - E62						
S1	S2	S3	S4	S5	S6	S7
ON	ON	OFF	ON	OFF	ON	ON

NOTE

An OFF (open) switch produces a logical one (1) on the bus.

2.4.3.2 Second DEUNA Vector Address (Floating Vector) – To assign a vector address to the second (or subsequent) DEUNA, configure S1-S7 of switchpack E62 on the M7792 port module to the desired vector determined from the floating vector allocation. Refer to Table 2-5 for the correlation between switch number and address bit. The ranking vector address assignment of the DEUNA is forty-seven (47). Refer to Appendix A for more information on floating vector allocation.

Table 2-5 Floating Vector Assignment

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
SWITCH NUMBER	S7	S6	S5	S4	S3	S2	S1	FLOATING VECTOR							
	OFF	OFF						300							
	OFF	OFF						304							
	OFF	OFF						310							
	OFF	OFF						314							
	OFF	OFF						320							
	OFF	OFF						324							
	OFF	OFF						330							
	OFF	OFF						334							
	OFF	OFF	OFF					340							
	OFF	OFF	OFF					344							
	OFF	OFF	OFF					350							
	OFF	OFF	OFF					354							
	OFF	OFF	OFF					360							
	OFF	OFF	OFF					364							
	OFF	OFF	OFF					370							
	OFF	OFF	OFF					374							
	OFF	OFF	OFF					400							
	OFF							---							
	OFF							500							
	OFF							---							
	OFF							600							
	OFF							---							
	OFF							700							

TK-10019

2.4.4 Boot Option Selection (PDP-11 Host Systems Only)

The DEUNA provides for remote booting and down-line loading of PDP-11 family host systems. These functions are switch selectable via two boot option select switches located on switch pack E62 on the M7792 port module.

NOTE

**Refer to Appendix B for additional information on
DEUNA remote booting and down-line loading.**

When installing a DEUNA in a PDP-11 family host system, configure switches S8 and S9 on switch pack E62 (M7792 module) for the boot function desired. Table 2-6 lists the switch settings and corresponding boot option functions. Refer to Figure 2-1 for the location of E62 on the M7792 module.

When installing a DEUNA in a VAX-11 family host system, set both S8 and S9 on E62 (M7792 module) to the ON (disabled) position of the switch.

NOTE

**An OFF (open) switch produces a logical one (1).
This is the ENABLED state of the switch function.**

Table 2-6 Boot Option Selection (M7792 E62 - S8 & S9)

BOOT SEL 1	BOOT SEL 0	Function
ON*	ON*	Remote boot disabled
OFF	ON	Remote boot with system load
ON	OFF	Remote boot with ROM
OFF	OFF	Remote boot with power up boot and system load

* Switch settings for a DEUNA installed in a VAX-11 system.

2.4.5 Self-Test Loop (For Manufacturing Use)

NOTE

**For M7792 Revision B modules, refer to Appendix
D of this guide.**

The self-test loop is provided on the DEUNA for manufacturing testing. This is a switch-selectable feature that allows the on-board self-test diagnostic program, once it is initiated, to continuously loop on itself. This feature is controlled by S10 on switch pack E62 on the M7792 port module and should be disabled during installation.

When installing a DEUNA, disable the self-test loop feature by setting S10 on switch pack E62 (M7792 module) to the ON (closed) position, as indicated in Table 2-7. Refer to Figure 2-1 for the location of E62 on the M7792 module.

Table 2-7 Self-Test Loop Switch (M7792 E62 - S10)

Position	Function
ON* (closed)	DISABLED
OFF (open)	ENABLED

* Switch setting for normal operation

2.5 INSTALLATION AND CABLING


Install and cable the DEUNA component parts in the host system using the following procedure.

2.5.1 M7792 Port Module Installation

1. Locate the two BC08R-1 module interconnect cables supplied.
2. Plug one end of one of the cables into J1 on the M7792 module. Plug one end of the second cable into J2. Refer to Figure 2-2 for the physical layout of the M7792 port module and Figure 2-3 for cable connection details.


NOTE

BC08S-1 cables may be substituted for BC08R-1 cables. No restrictions exist regarding alignment of the BC08R-1 (or BC08S-1) cables with J1 and J2. Neither the cables nor the jacks are keyed.



TK-9759

Figure 2-2 M7793 Link Module Physical Layout



TK-9756

Figure 2-3 DEUNA Cable Connection Details

- Carefully insert and secure the M7792 port module into the SPC backplane slot previously selected (Figure 2-4).




Figure 2-4 Typical Module Installation

2.5.2 M7793 Link Module Installation

- Slide the M7793 link module into the module guides of a slot adjacent to the M7792 port module. DO NOT insert or secure the module all the way into the slot at this time (Figure 2-4).
- Connect the two BC08R-1 bus cables from J1 and J2 on the port module to J1 and J2 on the link module. There should be NO TWISTS in these cables. Refer to Figure 2-2 for the physical layout of the M7793 module and Figure 2-3 for cable connection details.

3. Locate the bulkhead cable assembly supplied (P/N 70-18798-00) and carefully plug the BERG™ connector end into J3 on the link module. Do NOT force the connector into the jack. Both the connector and jack are keyed and may be connected together only when aligned correctly.
4. Carefully slide the M7793 link module all the way in to the backplane slot and secure it. Fold each of the BC08R-1 cables against the component side of either the port or link module to allow the cables to fit inside of the mounting box.
5. Route the bulkhead cable assembly through the cabinet cable ways to the back section of the system cabinet.

NOTE
Make sure that all cables are seated properly.

2.5.3 Bulkhead Interconnect Panel Assembly Installation

The Bulkhead Assembly (P/N 70-18799-00) supplied with the DEUNA may be mounted in host system cabinets with or without a cabinet bulkhead.

2.5.3.1 Cabinets Without a Cabinet Bulkhead –

1. Secure the bulkhead panel to the bulkhead bracket, as shown in Figure 2-5, using the four (4) captive screws.





Figure 2-5 Bulkhead Interconnect Panel Assembly

BERG™ is a trademark of Berg Electronics.

2. Select a mounting location at the back of the system cabinet with no obstructions. The entire bulkhead assembly should be mounted on the cabinet frame (Figure 2-6).

CAUTION

The back of the bulkhead panel contains a circuit board which carries – 15 V. Be sure this circuitry will not be touching anything that could cause a short circuit on power-up.



TK-10109

Figure 2-6 Bulkhead Interconnect Panel Assembly Installation

3. Align the two bulkhead bracket mounting slots (Figure 2-5) with the cabinet frame holes at the selected location and attach two Tinnerman nuts to the cabinet frame at these locations.
4. Secure the bracket to the cabinet frame with two 10×32 screws.

2.5.3.2 Cabinets With a Cabinet Bulkhead –

1. Mount the bulkhead panel to an available I/O cutout on the cabinet bulkhead (Figure 2-7).
2. Secure the bulkhead panel to the cabinet bulkhead with the four captive screws.




Figure 2-7 Typical System Cabinet Bulkhead Installation

TK-10108

2.5.3.3 Connect the D-Connector – Connect the D-connector on the bulkhead cable assembly to J1 on the back (component side) of the bulkhead panel circuit board as shown in Figure 2-3. Secure the connector and J1 together by sliding the latch assembly located on J1 to the lock position.

2.6 TESTING

Perform the following system tests to verify that the DEUNA and the host system are operating correctly.

NOTE

An operational ETHERNET transceiver, or loop-back connector, must be connected to the DEUNA for the self-test microdiagnostics to run successfully.

An H4080 loopback test transceiver is not supplied with the DEUNA option. Digital personnel may obtain the H4080 through their local Digital Field Service Branch office. Customers may obtain the H4080 through their local Digital Sales Representative.

2.6.1 Postinstallation Power Checks

Perform the following tests on the backplane slots that contain the DEUNA modules.

1. Conduct resistance checks on the backplane voltage sources to ground to be sure that no short circuit conditions exist. Refer to Table 2-3 for backplane pin assignments.
2. Turn system power on and verify that backplane voltages are within the specified tolerances listed in Table 2-3.

2.6.2 Light Emitting Diode (LED) Checks

Eight LEDs are provided on the DEUNA to aid in determining the operational status of the subsystem. Seven of these LEDs are located on the M7792 port module (Figure 2-1); the eighth is located on the bulkhead interconnect panel (Figure 2-5). Refer to Table 2-8 for a summary of the LEDs and their function.

1. Connect either an ETHERNET transceiver or a DIGITAL ETHERNET Loopback Connector (Figure 2-8) to J2 on the bulkhead interconnect panel (Figure 2-5).
2. Apply system power and wait at least 10 seconds to allow the self-test diagnostics to complete.
3. Check the LEDs on the Port module and make sure they cycle ON and OFF. This indicates that the DEUNA sub-tests are running.




Figure 2-8 Digital ETHERNET Loopback Connector

NOTE

**If power-up boot is enabled, self-test will not run
and all LEDs will be ON.**

4. Check LEDs D1 – D7 on the M7792 port module and verify that they are all lit (ON).
5. Check LED D1 on the bulkhead interconnect panel and verify that it is lit (ON).

Table 2-8 DEUNA LED Indicator Functions

Location	LED	Function
M7792 Module	D1	When lit (ON), verifies that the two module interconnect cables are properly connected to J1 and J2 on both the port and link modules.
M7792 Module	D2 - D7	Visually indicates the current status of the ROM-based self-test microdiagnostics. All LEDs are lit (ON) following successful completion of the self-test. The self-test microdiagnostic program is initiated each time the DEUNA is powered-up, and takes about 10 seconds to run. During this period, these LEDs blink rapidly as the various functions of the DEUNA are tested.
Bulkhead Panel	D1	<p>NOTE If DEUNA power-up boot is not enabled and the LEDs do not blink, refer to Chapter 3.</p> <p>When the DEUNA protocol enters the run state under system software, LED D7 blinks ON and OFF at a one second rate (approximate). For more information on the self-test microdiagnostics, see Chapter 3.</p> <p>Indicates that -15 V transceiver power is available at bulkhead connector J2. This verifies that</p> <ol style="list-style-type: none">1. The bulkhead cable assembly is properly connected at both ends, and2. The bulkhead interconnect panel circuit breaker is properly set.

2.6.3 Diagnostic Acceptance Procedure

The final step in the DEUNA installation procedure is to exercise the M7792 Port module and the M7793 Link module as one complete unit on the UNIBUS bus and on the ETHERNET cable (if possible).

If an ETHERNET transceiver and transceiver cable are available, perform the following steps:

1. Connect and lock one end of the transceiver cable to J2 on the bulkhead interconnect panel (Figure 2-5).
2. Refer to Table 2-9 and run the appropriate PDP-11 or VAX-11 diagnostic programs (depending on the type of host system). Run the diagnostics in the order listed. When each diagnostic program has run a minimum of five error-free passes, proceed to the next step.

Table 2-9 DEUNA Diagnostics

Diagnostic	PDP-11	VAX-11
Repair	CZUAA* - Standalone	EVDWA REV *.* - Level 3 - Standalone
Functional	CZUAB* - Standalone	EVDWB REV *.* - Level 2R - On-Line
DEC/X-11	CXUAC* - Standalone	N/A

NOTES

1. **VAX-11 Level 2R diagnostics must be run on-line under VMS.**
2. **PDP-11 standalone diagnostics must be run under the diagnostic supervisor.**
3. Run the appropriate ETHERNET (NI) exerciser program (CZNID* for PDP-11 systems or EVPBA REV *.* for VAX-11 systems).

If an ETHERNET transceiver and transceiver cable are not available, perform the following steps:

1. Connect the H4080 loopback test transceiver (Figure 2-8) to J2 on the bulkhead interconnect panel (Figure 2-5).
2. Refer to Table 2-9 and run the appropriate PDP-11 or VAX-11 diagnostic programs (depending on the type of host system). Run the diagnostics in the order listed. When each diagnostic program has run a minimum of five error-free passes, proceed to the next step.
3. Disconnect the H4080 loopback test transceiver from J2 on the bulkhead interconnect panel.

NOTE

Refer to Appendix C for additional information on the NI exerciser programs.

CHAPTER 3 SERVICE

3.1 SCOPE

This chapter provides information for servicing the DEUNA. It is divided into the following sections:

- Maintenance Philosophy – Defines the DEUNA Field Replaceable Unit (FRU).
- Diagnostic Description – Describes all VAX-11 and PDP-11 diagnostics for the DEUNA.
- Corrective Maintenance – Describes both VAX-11 and PDP-11 corrective maintenance procedures for the DEUNA using troubleshooting flow charts.

A description of the DEUNA Network Interconnect (NI) Exerciser can be found in Appendix C.

3.2 MAINTENANCE PHILOSOPHY

The Maintenance Philosophy for the DEUNA is isolation of the Field Replaceable Unit (FRU). The FRUs for the DEUNA are faulty modules, cables, or the bulkhead assembly.

It is possible for some apparent failures in the DEUNA to be caused by faults in the ETHERNET physical channel; that is, transceiver cable, transceiver, or ETHERNET cable. Faults that can be isolated to the ETHERNET physical channel should be referred to Network support.

3.3 DIAGNOSTIC DESCRIPTION

This section describes the diagnostics available for the DEUNA on both VAX-11 and PDP-11 systems. Section 3.4 describes the proper order for running these diagnostics. The individual diagnostic abstracts provide specific instructions for running each diagnostic.

3.3.1 Self-Test

The DEUNA Self-Test verifies the DEUNA microprocessor, internal memory, the UNIBUS interface, and the link module through various loopback levels. The path from the DEUNA to the transceiver and ETHERNET coaxial cable is also verified during Self-Test.

The ROM-based Self-Test is initiated in two ways: each time the DEUNA is powered up and when a Self-Test Port Command is issued. The Self-Test Port Command is issued by writing a 3 to PCSR0. Refer to Section 4.3 of this document for a description of PCSR0 and the Self-Test Port Command.

The results of the Self-Test are available on LEDs (D2 through D7) on the Port module (M7792). The execution time of the Self-Test is seven to ten seconds. During execution, the Self-Test LEDs should turn ON and OFF indicating the various tests being performed. If the Self-Test LEDs remain ON and do not cycle ON and OFF, this is considered a DEUNA failure, probably the M7792 module. Refer to Figure 3-1 and Table 3-1 for a description of the Port module LEDs.

In addition to the Self-Test LEDs, one LED on the Port module D1, verifies the cable connection between the Port and Link modules.

NOTE
When the DEUNA is in the Running State, LEDs D1 through D6 are constantly on; D7 blinks on and off at a rate of about once per second.




Figure 3-1 DEUNA Port Module Self-Test LEDs

Table 3-1 DEUNA Self-Test LED Codes

Code	D7	D6	D5	D4	D3	D2	Test Name	(Module)
77	ON	ON	ON	ON	ON	ON	Never Got Started	M7792/M7793
1					ON	ON	CPU Instruction	M7792
2					ON	ON	ROM	M7792
3					ON	ON	Writeable Control Store	M7792
4				ON			T11 UNIBUS Address Register	M7792
5				ON		ON	Receiver UNIBUS DMA	M7792
6				ON	ON		PCSR1 Lower Byte & T11 DMA Read	M7792/UNIBUS
7				ON	ON	ON	PCSR0 Upper Byte & T11 DMA Write	M7792
10				ON			PCSR0 Lower Byte & Link Mem. DMA	M7792
11				ON		ON	PCSR2 & PCSR3	M7792
12				ON		ON	Timer	M7792
13				ON		ON	Physical Address ROM	M7792
20		ON					Link Memory	M7792/M7793
							Local Loopback	
26		ON		ON	ON		Bugcheck (NI & UNIBUS in HALTED STATE) – Internal	M7792/M7793
							Transmit Buffer Resource	
							Allocation Error on Boot	
30		ON	ON				Transmitter Timeout	M7792/M7793
31		ON	ON			ON	Receiver Timeout	M7792/M7793
32		ON	ON			ON	Buffer Comparison	M7792/M7793
33		ON	ON			ON	Byte Count	M7792/M7793
34		ON	ON	ON			Receiver Status	M7792/M7793
35		ON	ON	ON		ON	CRC Error	M7792/M7793
36		ON	ON	ON	ON		Match Bit Error	M7792/M7793
37		ON	ON	ON	ON	ON	TDR Error	M7792/M7793
							Transmitter Buffer Address	
40	ON						Transmitter Timeout	M7793
41	ON					ON	Receiver Timeout	M7793
42	ON					ON	Buffer Comparison	M7793
43	ON					ON	Byte Count	M7793
44	ON			ON			Receiver Status	M7793
45	ON			ON		ON	CRC Error	M7793
							Receiver Buffer Address	
50	ON		ON				Transmitter Timeout	M7793
51	ON		ON			ON	Receiver Timeout	M7793
52	ON		ON			ON	Buffer Comparison	M7793
53	ON		ON			ON	Byte Count	M7793
54	ON		ON	ON			Receiver Status	M7793
55	ON		ON	ON		ON	CRC Error	M7793
60	ON	ON					Runt Packet	M7793
61	ON	ON				ON	Minimum Packet Size	M7793
62	ON	ON				ON	Maximum Packet Size	M7793
63	ON	ON				ON	Oversize Packet	M7793
64	ON	ON		ON			CRC	M7793
65	ON	ON		ON		ON	Collision	M7793
66	ON	ON		ON	ON		Heartbeat	M7793
67	ON	ON		ON	ON	ON	Half Duplex	M7793
70	ON	ON	ON				Multicast	M7793
71	ON	ON	ON			ON	Address Recognition	M7793

Table 3-1 DEUNA Self-Test LED Codes (Cont)

Code	D7	D6	D5	D4	D3	D2	Test Name	(Module)
72	ON	ON	ON		ON		External Loopback	M7793/H4000
73	ON	ON	ON		ON	ON	Internal Transmit Buffer Resource Allocation	M7792/M7793
74	ON	ON	ON	ON			Link Memory Parity Error	M7792/M7793
75	ON	ON	ON	ON		ON	Internal Unexpected Interrupt	M7792/M7793
76	ON	ON	ON	ON	ON		Internal Register Error	M7792/M7793
77	ON	ON	ON	ON	ON	ON	Self Test Done, No Errors (State = 2, DNI set)	M7792/M7793

NOTE

ON represents a logical ONE (1); OFF represents a logical ZERO (0). For this table, all LEDs are assumed to be OFF unless noted otherwise.

3.3.2 DEUNA VAX-11 Functional Diagnostic (EVDWB REV *.*)

EVDWB allows the user to verify the DEUNA functional operation. It tests all DEUNA hardware functions the VMS driver is capable of using. It is a VAX/VMS Level 2R (on-line only) running under the VAX-11 Diagnostic Supervisor (VDS).

EVDWB is compatible with VAX/VMS Version 3.0 or later and the VAX-11 Diagnostic Supervisor Version 6.5 or later.

A summary of the tests performed by the DEUNA VAX-11 Functional Diagnostic (EVDWB) is contained in Table 3-2.

Table 3-2 DEUNA VAX-11 Functional Diagnostic Summary (EVDWB REV *.*)

Test #	Name	Verifies
1	Read Internal ROM	The internal 16K byte ROM can be read; there are no CRC errors.
2	Read/Write Internal WCS	Data patterns can be written and read from WCS memory.
3	Internal Link ADDRESS	All Link Memory locations can be accessed.
4	Read/Write Internal Link Memory	Data patterns can be written and read from all Link Memory locations.
5	Transmit CRC	The Transmit CRC logic functions properly.

Table 3-2 DEUNA VAX-11 Functional Diagnostic Summary (EVDWB) (Cont)

Test #	Name	Verifies
6	Receive CRC	The Receive CRC logic functions properly.
7	Promiscuous Address	The DEUNA in the Promiscuous Mode will accept all datagrams regardless of destination address.
8	Enable All Multicast	The DEUNA in the Enable All Multicast Mode will accept all datagrams with multicast destination addresses.
9	Station Address	The Link Module recognizes the physical, multicast, and broadcast addresses of the node and discards datagrams with non-enabled addresses.
10	Pad Runt Packets	The DEUNA can pad, transmit, receive, and store in host memory loopback datagrams that are less than 64 bytes long.
11	No Receive Buffer	The appropriate error will be flagged if a loopback is attempted and there are no receive buffers owned by the DEUNA.
12	DEUNA Stress	The DEUNA can function properly under heavy traffic loading conditions.

3.3.3 DEUNA PDP-11 Functional Diagnostic (CZUAB*)

CZUAB verifies the functional operation of up to eight DEUNAs on a PDP-11 processor. It runs under the Diagnostic Runtime Services (DRS PDP-11 Diagnostic Supervisor) and only in standalone, off-line environment. The DRS provides APT compatibility for this diagnostic.

A summary of the tests performed by the CZUAB Diagnostic is contained in Table 3-3.

Table 3-3 DEUNA PDP-11 Functional Diagnostic Summary (CZUAB*)

Test #	Name	Verifies
1-4	PCSR Read Access	A device is present at the PCSR addresses specified for the DEUNA under test.
5	PCSR2 Static Bit	All bits in the PCSR2 register can be set and cleared as specified.
6	PCSR3 Static Bit	All bits in the PCSR3 register can be set and cleared as specified.

Table 3-3 DEUNA PDP-11 Functional Diagnostic Summary (CZUAB*) (Cont)

Test #	Name	Verifies
7	Self-Test	The ROM-based Self-Test can be run successfully when invoked via SELF TEST Port Command.
8	Port Command	No errors occur when a Port Command is issued.
9	Interrupt Logic	A DEUNA interrupt can be generated.
10	Read Internal ROM	Reads and verifies internal ROM.
11	Read/Write Internal WCS	The internal WCS memory can be written and read.
12	Read/Write Mode Function	The Read/Write Mode Port Function is operational.
13	Read/Write Link Memory	Exercises the internal link memory by reading and writing patterns throughout the memory.
14	Internal Loopback	No errors occur when a datagram is transmitted and received in the Internal Loopback Mode.
15	CRC Checking	The CRC Checking Logic is operational.
16	Force CRC Error	CRC Error Detection is operational.
17	Disable Receive Chaining	The Disable Data Chaining Mode is operational.
18	Transmit Chaining Error	The Buffer Length Error (BUFL) bit can be set in the Transmit Descriptor Ring.
19	No Receive Buffer	A Receive Buffer Error (RBUF) can be generated.
20	Data Chaining	Transmit and receive data chaining in either internal or external loopback mode.
21	Physical Address	The Physical Address detection is operational by attempting loopbacks with currently enabled and disabled Physical Address.
22	Multicast Address	The Multicast Address detection is operational by attempting loopbacks with currently enabled and disabled Multicast Addresses.
23	Promiscuous Mode	The DEUNA in the Promiscuous Mode will accept all packets regardless of the destination address.

Table 3-3 DEUNA PDP-11 Functional Diagnostic Summary (CZUAB*) (Cont)

Test #	Name	Verifies
24	Enable All Multicast	The DEUNA in the Enable All Multicast Mode will accept all packets with Multicast destination addresses.
25	Pad Runt Packets	The DEUNA can pad, transmit, receive, and store in host memory loopback datagrams that are less than 64 bytes long.
26	Half Duplex	The Half-Duplex Mode is operational.
27	Simultaneous Operations	The DEUNA can perform several operations at the same time.
28	Print Device Parameters	Prints the Default Physical Address, the microcode revision, and the switch pack settings.

3.3.4 DEUNA VAX-11 Repair Level Diagnostic (EVDWA REV *.*)

EVDWA is a VAX-11 LEVEL 3 diagnostic that runs in the off-line, stand-alone mode only. It runs under the VAX-11 Diagnostic Supervisor. It detects and isolates errors to the functional unit or the FRU. It tests all DEUNA hardware functions that can be tested using diagnostic DCT-11 microprocessor microcode. They use both the internal and external loopback mode.

Table 3-4 summarizes the DEUNA VAX-11 Repair Level Diagnostic.

Table 3-4 DEUNA VAX-11 Repair Level Diagnostic Summary (EVDWA REV *.*)

Test #	Name	Verifies
1-4	PCSR Read Access	PCSRs 0 through 3 can be read by the host; predetermined bits appear in the expected bit positions.
5	Reset	The Reset State for all UNIBUS registers.
6	RCSR2 Read/Write	PCSR2 can be read as well as written by the host.
7	PCSR3 Read/Write	PCSR3 can be read as well as written by the host.
8	NOP	The DEUNA processor (T11) can respond to Port Commands.
9	Self Test	The DEUNA can execute the ROM-based Self-Test and report results.

**Table 3-4 DEUNA VAX-11 Repair Level Diagnostic Summary
(EVDWA REV *.*)(Cont)**

Test #	Name	Verifies
10	DEUNA ROM Dump	The data path from the DEUNA processor to the UNIBUS interface is able to transfer data reliably.
11	Data Dump/Load	The data path to the WCS using the DUMP/LOAD INTERNAL MEMORY Port Command.
12	Load and Start Function	The Load and Start Microaddress Port Function is operational.
13	Comprehensive WCS	The WCS memory is error free by performing functional and dynamic tests.
14	Interrupt	The DEUNA will generate an interrupt when enabled, can generate an interrupt vector, and can arbitrate for control of the UNIBUS.
15	Microcode Partition 3	
	Interrupt Bit	Each of the interrupt bits in PCSR0 can cause an interrupt.
	Timer	The internal timer is operating within normal limits.
	Comprehensive Link Memory	The Link Memory is error free by performing functional and dynamic tests.
	DMA "TO" Address Register	The DMA "TO" Address Register is checked by writing and reading it.
	DMA "FROM" Address Register	The DMA "FROM" Address Register is checked by writing and reading it.
	DMA Block Transfer	The DMA Engine can transfer a data block of maximum size to host memory.
	DMA Ripple	The counting function of the DMA "TO" Address Register is checked.

**Table 3-4 DEUNA VAX-11 Repair Level Diagnostic Summary
(EVDWA REV *.*)(Cont)**

Test #	Name	Verifies
16	Microcode Partition 4	
	XMIT Done	The XMIT State Machine will generate a "Transmit Done" interrupt after completing a diagram transmission.
	Receiver Done	The Receive State Machine is operational and an interrupt occurs when a datagram is received.
	Data Byte Framing	Data is being framed on byte boundaries.
	Data Word Framing	Data is being framed on word boundaries.
	Data Path Pattern	The Link Module data path has no stuck-at-one/stuck-at-zero (SA0/SA1) errors.
	Status Mux Verification	The Status Mux is operational.
	Link (Even) Byte Counter	The byte counters are functioning properly for datagrams with even number of bytes.
	Link (Odd) Byte Counter	The byte counters are functioning properly for datagrams with odd number of bytes.
	Link Byte Counter Maximum	The byte counter will not wrap around if the maximum count is exceeded.
	Link FIFO Addressing	The address paths through the link address FIFOs are functioning properly.
	Link Memory Arbitration	The Link Memory Arbitration logic is operational.
17	Microcode Partition 5	
	Station Address Pattern	The Link RAM has no SA0/SA1 errors.

**Table 3-4 DEUNA VAX-11 Repair Level Diagnostic Summary
(EVDWA REV * *) (Cont)**

Test #	Name	Verifies
	Station Address Rejection	The Link will not recognize a datagram with a destination address that is not contained in the Station Address RAM.
	Station Address RAM Position	The Link will recognize the physical address regardless of where it is located in Station Address RAM.
	Multicast Address	Verifies that the Multicast Address detection is operational by attempting loopbacks with currently enabled and disabled Multicast Addresses.
18	Microcode Partition 6	
	CRC Data Pattern	The CRC circuitry generates the correct CRC residual under various datagram conditions.
	CRC Error	The CRC circuitry can detect an incorrect CRC in a received datagram.
	CRC Pattern Length	The receive CRC circuitry can detect incorrect CRCs in datagrams of different lengths.
	Runt	The Receive State Machine can detect and discard datagrams of less than 64 bytes.
	Half-Duplex	The DEUNA functions as specified in the Half-Duplex Mode.
19	Microcode Partition 7	
	Collision	The Receive State Machine responds to a collision.
	TDR Counter	The TDR counter is capable of counting.
	Retry Logic	The Retry logic is functioning properly.
	Print Device Parameters	Prints the Default Physical Address, the microcode revision, and switchpack settings.

3.3.5 DEUNA PDP-11 Repair Level Diagnostic (CZUAA*)

CZUAA runs in the off-line, standalone mode under Diagnostic Run-time Services (DRS). It detects and isolates errors to the functional unit or the FRU. It tests all DEUNA hardware functions that can be tested using diagnostic DCT-11 microcode. It uses both the internal and external loopback mode.

Refer to Table 3-5 for a summary of the DEUNA PDP-11 Repair Level Diagnostic (CZUAA*).

Table 3-5 DEUNA PDP-11 Repair Level Diagnostic Summary (CZUAA*)

Test #	Name	Verifies
1-4	PCSR Read Access	PCSRs 0 through 3 can be read by the host; predetermined bits appear in the expected bit positions.
5	Reset	The Reset State for all UNIBUS registers.
6	PCSR2 Read/Write	PCSR2 can be read as well as written by the host.
7	PCSR3 Read/Write	PCSR3 can be read as well as written by the host.
8	NOP	The DEUNA processor (T11) can respond to Port Commands.
9	Self-Test	The DEUNA can execute the ROM-based Self-Test and report results.
10	DEUNA ROM Dump	The data path from the DEUNA processor to the UNIBUS interface is able to transfer data reliably.
11	WCS Load/Dump	The data path to the WCS using the DUMP/LOAD INTERNAL MEMORY Port Command.
12	Load and Start Function	The Load and Start Microaddress Port Function is operational.
13	Comprehensive WCS	The WCS memory is error free by performing functional and dynamic tests.
14	Interrupt	The DEUNA will generate an interrupt when enabled, can generate an interrupt vector, and can arbitrate for control of the UNIBUS.
15	PCSR0 Interrupt Bit	Each of the interrupt bits in PCSR0 can cause an interrupt.
16	Timer	The internal timer is operating within limits.
17	Link Memory	The Link Memory is error free by performing functional and dynamic tests.

Table 3-5 DEUNA PDP-11 Repair Level Diagnostic Summary (CZUAA*) (Cont)

Test #	Name	Verifies
18	DMA "TO" Address Register	The DMA "TO" Address Register is checked by writing and reading it.
19	DMA "FROM" Address Register	The DMA "FROM" Address Register is checked by writing and reading it.
20	DMA Block Transfer	The DMA Engine can transfer a data block of maximum size to host memory.
21	Transmit Done	The Transmit State Machine will generate a "Transmit Done" interrupt after completing a datagram transmission.
22	Receiver Done	The Receive State Machine is operational and an interrupt occurs when a datagram is received.
23	Data Byte Framing	Data is being framed on byte boundaries.
24	Data Word Framing	Data is being framed on word boundaries.
25	Data Path Pattern	The Link Module data path has no stuck-at-one/stuck-at-zero (SA0/SA1) errors.
26	Status Mux	The Status Mux is operational.
27	Link (Even) Byte Counter	The byte counters are functioning properly for datagrams with even number of bytes.
28	Link (Odd) Byte Counter	The byte counters are functioning properly for datagrams with odd number of bytes.
29	Link Byte Counter Maximum	The byte counter will not wrap around if the maximum count is exceeded.
30	Link FIFO Addressing	The address paths through the link address FIFOs are functioning properly.
31	Receive Link Memory Address	The Receive Link Memory Address logic can access all Link Memory locations.

Table 3-5 DEUNA PDP-11 Repair Level Diagnostic Summary (CZUAA*) (Cont)

Test #	Name	Verifies
32	Transmit Link Memory Address	The Transmit Link Memory Address logic can access all Link Memory locations.
33	Link Memory Arbitration	The Link Memory Arbitration logic is operational.
34	Station Address Pattern	The Link RAM has no SA0/SA1 errors.
35	Station Rejection	The link will not recognize a datagram with a destination address that is not contained in the Station Address RAM.
36	Physical Address RAM Position	The link will recognize the physical address regardless of where it is located in Station Address RAM.
37	Multicast Address	The Multicast Address detection is operational by attempting loopbacks with currently enabled and disabled Multicast Addresses.
38	CRC Data Pattern	The CRC circuitry generates the correct CRC residual under various datagram conditions.
39	CRC Error	The CRC circuitry can detect an incorrect CRC in a received datagram.
40	CRC Pattern Length	The receive CRC circuitry can detect incorrect CRCs in datagrams of different lengths.
41	Receive Buffer Recover (Runt)	The Receive State Machine can detect and discard datagrams of less than 64 bytes.
42	Half-Duplex	The DEUNA functions as specified in the Half-Duplex Mode.
43	Collision	The Receive State Machine responds to a collision.
44	TDR Counter	The TDR counter is capable of counting.
45	Retry Logic	The Retry logic is functioning properly.
46	Print Device Parameters	Prints the Default Physical Address, the microcode revision, and the switchpack settings.

3.3.6 NI Exerciser (CZUAD*/EVDWC REV *.*)

The NI Exerciser determines the ability of nodes on the NI (ETHERNET) to communicate with each other. It includes analysis of errors obtained while running the Exerciser to provide the operator with meaningful error messages.

Refer to Appendix C for a general description of the NI Exerciser. Refer to the individual diagnostic abstract for specific information on running each diagnostic.

3.3.7 DEC/X11 DEUNA Module (CXUAC*)

The DEC/X11 DEUNA Module obtains maximum bus activity for a sustained period of time by transmitting multiple packets on each pass. At the start of each pass, the program allocates a number of transmit buffers (three to ten depending on a random number). It then calculates varying size buffers for a total byte count of approximately 1000 bytes. A table is generated for each packet including starting address, byte count, and expected CRC. Receive buffers are then allocated to align with the transmit buffers, allowing for header and CRC verification.


The default loopback made for the test is external. However, internal loopback may be selected by setting a software switch when configuring the DEUNA DEC/X11 module.

3.4 CORRECTIVE MAINTENANCE

Corrective maintenance of the DEUNA is accomplished by using the ROM-based Self-Test and the diagnostics to isolate the faulty FRU. The FRUs for the DEUNA are:

- M7792 DEUNA Port Module
- M7793 DEUNA Link Module
- BC08R-1 (2) Internal Cables
- 70-18798-00 DEUNA Bulkhead Cable Assembly
- 70-18799-00 DEUNA Bulkhead Assembly


Figure 3-2 describes the DEUNA troubleshooting procedure for both the VAX-11 and the PDP-11 systems.



*NOTE: REFERS TO PREVIOUSLY RUN DIAGNOSTIC

TK-9720

Figure 3-2 DEUNA Troubleshooting Procedure (Sheet 1 of 2)



* NOTE: REFERS TO PREVIOUSLY RUN DIAGNOSTIC

TK-9721

Figure 3-2 DEUNA Troubleshooting Procedure (Sheet 2 of 2)

CHAPTER 4

PROGRAMMING

4.1 INTRODUCTION

This chapter contains the information necessary to program the DEUNA. The chapter is divided into several sections. This section defines the functions of the DEUNA in tabular format. The tables are separated into functional categories. Each table lists the following:

- Function name
- A brief description of the purpose for the function
- A pointer to the appropriate section(s) for more detail

Refer to Tables 4-1 through Table 4-5.

The remainder of this chapter is divided into the following sections:

- Programming Overview – Provides a brief description of the communication method between the DEUNA and its host processor.
- Control and Status Registers
- Port Control Block Functions
- Transmit and Receive Descriptor Rings
- Transmit and Receive Data Buffers
- DEUNA Operation – Describes the interaction between the DEUNA and the Port-Driver.
- Exceptional Operations – Describes the DEUNA operations other than the normal transmit and receive datagram service. These functions include Loopback Message and Remote Console Operations.

Table 4-1 DEUNA Control Functions

Function	Purpose	Reference Section
Interrupt System Processor	Allows the DEUNA to get the attention of the port-driver	4.3
Read/Write Interrupt Enable	Allows port-driver to determine if interrupts are enabled	4.3
Driver Reset	Used by the port-driver to place the DEUNA in the reset state	4.3

Table 4-2 DEUNA Port Commands

Function	Purpose	Reference Section
Poll	Informs DEUNA of datagram ready for transmission or receive buffer is available	4.3
Stop	Used by the port-driver to stop transmit and receive datagram service	4.3
Get Port Control Block Base Address	Informs the DEUNA that the Port Control Base Address has been supplied to it	4.3
Execute Command	Informs the DEUNA that a command is in the Port Control Block and should be read and executed	4.3
Start	Used by the port-driver to start the DEUNA processing datagrams	4.3

Table 4-3 DEUNA Data Functions

Function	Purpose	Reference Section
Transmit Packet	Transmits data packets over the Ethernet	4.9.6
Receive Packet	Receives data packets from the Ethernet	4.9.5

Table 4-4 DEUNA Ancillary Commands

Function	Purpose	Reference Section
Read Default Physical Address	Provides port-driver with the unique physical address of the DEUNA	4.4.3
Read/Write Physical Address	Allows the port-driver to read or change the physical address currently being used by the DEUNA	4.4.4
Read/Write Multicast Address Table	Allows the port-driver to read or write the Multicast address table currently being used by the DEUNA	4.4.5
Read/Write Descriptor Ring Format	Allows the port-driver to read or write the current base address and lengths of the transmit and receive descriptor rings	4.4.6
Read/Write Mode	Allows the port-driver to read or write the current mode of operation of the DEUNA	4.4.8
Read Counters	Used by the port-driver to read internal maintenance counters	4.4.7
Read and Clear Counters	The port-driver reads then clears the maintenance counters	4.4.7

Table 4-4 DEUNA Ancillary Commands (Cont)

Function	Purpose	Reference Section
Read/Read and Clear Status	Allows the port-driver to retrieve the internal status of the DEUNA	4.4.9
Read/Write Internal Memory	Allows the port-driver to read and write the internal memory of the DEUNA	4.4.10
Load and Start Microaddress	Allows the port-driver to start execution of WCS-loaded microcode	4.4.2
Write System ID Parameters	Used by the port-driver to build the system-dependent parameter list	4.4.11
Write Load Server Address	Provides DEUNA with the destination address for Request Program Load message	4.4.12

Table 4-5 Maintenance Functions

Function	Purpose	Reference Section
Self-Test	Executed by the DEUNA in the reset state	4.3
TDR	Aid in locating network cable faults	4.7
Maintenance Counters	List counters used for network maintenance	4.4.7
Loop	Used by a remote DEUNA to loop a message through the local DEUNA	4.10.1
Identification	DEUNA response to a Request ID message	4.10.2
Down-line Load	Supports down-line load of system or communications processor	4.10.2.1
Boot	Remote or local initiation of boot	4.10.2.1

4.2 PROGRAMMING OVERVIEW

The operation of the DEUNA is controlled by a program in host memory called the port driver. Communication between the DEUNA and the host processor is accomplished in two ways: by Port Commands between the host and the DEUNA's Control and Status Registers (CSRs) and by Ancillary Commands through shared data structures in host memory via Port Control Block (PCB) Functions.

The host processor issues a Port Command by writing bits (03:00) of the Port Control and Status Register 0 (PCSR0). The DEUNA responds by executing the Port Command and setting the Done Interrupt (DNI) or Port Command Error Interrupt (PCEI) bits.


Refer to Sections 4.3 and 4.9.2 for more information on Port Commands.

The host processor issues an ancillary command by writing to a data structure in host memory rather than directly to the DEUNA PCSRs. Port Functions are used by the port driver program to set up operational and maintenance parameters for the DEUNA. Refer to Section 4.4 for more information on Port functions.

The data structure used for Port Functions is called the Port Control Block (PCB). It consists of four 16-bit words in host memory. The Function Code is written to the low byte of the first word of the PCB. The rest of the PCB is written with Port Function specific information depending on the Port Function to be executed. This information can be pointers to other data structures in host memory or data to be used in executing the Port Function. Refer to Figure 4-1.

The following sequence is an example of communication between the host's port-driver program and the DEUNA using Port Commands and Port Functions.

1. The port-driver loads the DEUNA with the starting address of the PCB (Get PCB Port Command).
2. The port-driver loads the PCB with the appropriate Port Function Code and, if necessary, sets up other memory data structures.
3. The port-driver instructs the DEUNA to fetch the Port Function located in the PCB (Get Command Port Command).
4. The DEUNA reads the PCB via DMA and executes the Port Function.
5. The DEUNA notifies the host of completion of the Port Command via interrupt; either Done Interrupt (DNI) for successful completion or Port Command Error Interrupt (PCEI) for failure.



TK-9726

Figure 4-1 DEUNA CSRs and Host Memory Data Structures

Several other data structures may be used by the port-driver when issuing Port Functions to the DEUNA. These structures are Port Function dependent and include the following:

- UNIBUS Data Block (UDB) – The UDB is a data structure in host memory that is of variable size and content depending on the Port Function being executed. It contains supporting information for the Port Function such as pointers to other data structures (see Figure 4-1). Refer to Section 4.4 for more information on specific UDB formats.
- Descriptor Rings – There are two descriptor ring structures: one for transmit and one for receive. They are variable in length and composed of the address of the data buffer, the length of the buffer, and status information associated with the buffer. Refer to Sections 4.5 and 4.6 for a more detailed description of the descriptor rings.
- Data Buffers – The data buffers are contiguous portions of host memory used for packet buffering. Refer to Sections 4.7 and 4.8 for data buffer descriptions and formats.

4.3 PORT CONTROL AND STATUS REGISTERS

There are four control and status registers associated with the DEUNA. They reside at addresses in the UNIBUS I/O page and can be accessed by word or byte operations. The DEUNA accesses PCSR2 and PCSR3 over the UNIBUS. Tables 4-6 through 4-10 and Figures 4-2 through 4-5 describe the Port Control and Status registers bit format and bit descriptions.

Table 4-6 PCSR 0 Bit Descriptions

Bits	Name	Description
(15)	SERI	Status Error Interrupt – Indicates the presence of an error condition flagged in status register accessible by the port command function. Set by the DEUNA; cleared by the port-driver.
(14)	PCEI	Port Command Error Interrupt – Indicates the occurrence of either a function error or a UNIBUS timeout during the execution of a port command. Bit 7 of PCSR1 distinguishes between the two error conditions. Set by the DEUNA; cleared by the port-driver.
(13)	RXI	Receive Ring Interrupt – Attention bit for ring updates. Set by the DEUNA; cleared by the port-driver. When set, indicates that the DEUNA has placed a message on the ring.
(12)	TXI	Transmit Ring Interrupt – Attention bit for ring updates. Set by the DEUNA; cleared by the port-driver. When set, indicates that transmission has been suspended, all messages found on the transmit ring have been sent, or an error was encountered during a transmission.
(11)	DNI	Done Interrupt – Interrupts when the DEUNA completes a port command.

Table 4-6 PCSR 0 Bit Descriptions (Cont)


Bits	Name	Description
⟨10⟩	RCBI	Receive Buffer Unavailable Interrupt – Interrupts when the DEUNA discards an incoming message due to receive ring buffers being unavailable. Once set by the DEUNA, RCBI will not be set again until after the DEUNA has received a PDMD port command and discarded a subsequent message. Set by the DEUNA; cleared by the port-driver.
⟨09⟩	ZERO	
⟨08⟩	USCI	Unsolicited State Change Interrupt – Interrupts when the DEUNA performs the following actions: Fatal Error – A transition into the NI AND UNIBUS HALTED state from the READY, RUNNING, UNIBUS HALTED, or NI HALTED states. This state change is caused by the DEUNA detecting an internal fatal error (for example, internal parity error). Communication Processor Boot – A transition into the PRIMARY LOAD state caused by the reception of a remote boot request of the communication processor (DEUNA microcode). Communication Processor Boot – A transition into the READY state from the PRIMARY LOAD state following the reception of the memory load with transfer address message, as part of a remote boot request. The three conditions are distinguished by examining the State field of PCSR1. Set by the DEUNA; cleared by the port-driver.
⟨07⟩	INTR	Interrupt Summary – The logical OR of PCSR0 ⟨15:08⟩. Set by the DEUNA.
⟨06⟩	INTE	Interrupt Enable – Set or cleared by the port-driver; unchanged by the DEUNA.
⟨05⟩	RSET	DEUNA Reset – Clears the DEUNA and returns it to the power-up state when written with a ONE by the port driver. This bit is write-only. After a successful reset, PCSR0 ⟨11⟩ (DNI) = 1, and PCSR0 ⟨07⟩ (INTR) = 1.
⟨04⟩	ZERO	

Table 4-6 PCSR 0 Bit Descriptions (Cont)

Bits	Name	Description
<code><03:00></code>	POR-T_COMMAND	
	0 0 0 0 NO-OP	DNI bit not set (see Section 4.3.1).
	0 0 0 1 GET PCBB	Instructs the DEUNA to fetch the address of the Port Control Block from PCSRs 2 and 3. The DEUNA accesses PCSRs over the UNIBUS, and retains a copy of the address internally. If the address of the Port Control block is changed, this command must be repeated to inform the DEUNA.
	0 0 1 0 GET CMD	Instructs the DEUNA to fetch and execute a command found in the first word of the Port Control Block. The address of the Port Control Block was obtained through the Get PCBB command.
	0 0 1 1 SELF-TEST	Instructs the DEUNA to enter the RESET state and execute self-test.
	0 1 0 0 START	Enables transmission and reception of packets from the port-driver. This command is ignored by the DEUNA if it is in the running state. Clears any current buffer status that the DEUNA has stored internally; resets the ring pointers to the base addresses of the rings.
	0 1 0 1 BOOT	Instructs the DEUNA to enter the Primary Load state and initiate the down-line load of additional DEUNA microcode.
	0 1 1 0 Not Used	Reserved code; causes a NO-OP.
	0 1 1 1 Not Used	Reserved code; causes a NO-OP.
	1 0 0 0 PDMD	Polling Demand – Checks the transmit ring for messages to be transmitted. Polls the receive descriptor ring only if it has not previously acquired a free buffer.

Table 4-6 PCSR 0 Bit Descriptions (Cont)

Bits	Name	Description
	1 0 0 1	Not Used Reserved code; causes a NO-OP, sets DNI.
	1 0 1 0	Not Used Reserved code; causes a NO-OP, sets DNI.
	1 0 1 1	Not Used Reserved code; causes a NO-OP, sets DNI.
	1 1 0 0	Not Used Reserved code; causes a NO-OP, sets DNI.
	1 1 0 1	Not Used Reserved code; causes a NO-OP, sets DNI.
	1 1 1 0	Not Used Reserved code; causes a NO-OP, sets DNI.
	1 1 1 1	STOP Suspends operation of the DEUNA and causes a transition to the Ready state. Causes no action if the DEUNA is not in the Running state.



TERMS

RWCL	READ ACCESS, WRITE ONE TO CLEAR
R/CL	READ ACCESS, CLEAR
R	READ ONLY, IGNORED WHEN WRITTEN
R/W	READ/WRITE
W	WRITE ONLY, READ AS ZERO
U	UNDEFINED

TK-9068

Figure 4-2 PCSR0 Bit Format

Table 4-7 PCSR 1 Bit Descriptions

Bits	Name	Description				
<15>	XPWR	Transceiver Power OK – A one indicates that a failure exists in either the transceiver power supply or the circuit breaker on the bulkhead assembly.				
<14>	ICAB	Port/Link Cabling OK – A one indicates that the interconnecting cable between the Port and Link modules has a seating problem.				
<13:08>	SELF-TEST	Self-Test Error Code – The encoded test the DEUNA failed during self-test. A code of zero indicates no failure. Refer to Table 4-8 for self-test failure codes.				
<07>	PCTO	Port Command Timeout – A UNIBUS timeout was encountered while executing a port command (refer to Section 4.9). Valid only after the PCEI bit of PCSR0 is set by the DEUNA. This bit is used to distinguish between a DEUNA failure to complete a port command due to a UNIBUS timeout and a function error.				
<06:04>	Zeros					
<03:00>	STATE	0 0 0 0	RESET			
		0 0 0 1	PRIMARY LOAD			
		0 0 1 0	READY			
		0 0 1 1	RUNNING			
		0 1 0 0	Not Used			
		0 1 0 1	UNIBUS HALTED			
		0 1 1 0	NI HALTED			
		0 1 1 1	NI AND UNIBUS HALTED			
			Fatal internal error (for example, parity error). An interrupt condition. When the DEUNA is in this state, the USCI bit of PCSR0 is also set. Cleared by the port-driver setting the RSET bit.			
		1 X X X	Not used			

15	14	13		08	07	06	05	04	03	02	01	00	PCSR1
XPWR	ICAB		SELF_TEST	PCTO	0	0	0	0	STATE				
R	R		R	R	0	0	0		R				PORT DRIVER ACCESS
W	W		W	W	0	0	0		W				PORT ACCESS
0	0	0	0	0	0	0	0	0	0	0	0	0	POWER* UP STATE

TERMS

RWCL	READ ACCESS, WRITE ONE TO CLEAR
R/CCL	READ ACCESS, CLEAR
R	READ ONLY, IGNORED WHEN WRITTEN
R/W	READ/WRITE
W	WRITE ONLY, READ AS ZERO
U	UNDEFINED

*NOTE: THE RESET STATE IS A TRANSITORY STATE. AFTER SUCCESSFUL RESET, PCSR1<03:00>=2.

TK-9069

Figure 4-3 PCSR1 Bit Format

Table 4-8 PCSR 1 <13:08> Self-Test Codes


PCSR1 <13:08>						
13	12	11	10	09	08	Test
0	0	0	0	0	0	Completed – No Errors (state=2, DNI set)
1	1	1	1	1	0	CPU Instruction
1	1	1	1	0	1	ROM
1	1	1	1	0	0	Writeable Control Store
1	1	1	0	1	1	T11 UNIBUS Address Register
1	1	1	0	1	0	Receiver UNIBUS DMA
1	1	1	0	0	1	PCSR1 Lower Byte and T11 DMA Read
1	1	1	0	0	0	PCSR0 Upper Byte and T11 DMA Write
1	1	0	1	1	1	PCSR0 Lower Byte and Link Memory DMA
1	1	0	1	1	0	PCSR2 and PCSR3
1	1	0	1	0	1	Timer
1	1	0	1	0	0	Physical Address ROM
1	0	1	1	1	1	Link Memory Local Loopback
1	0	0	1	1	1	Transmitter Timeout
1	0	0	1	1	0	Receiver Timeout
1	0	0	1	0	1	Buffer Comparison
1	0	0	1	0	0	Byte Count
1	0	0	0	1	1	Receiver Status
1	0	0	0	1	0	CRC Error
1	0	0	0	0	1	Match Bit Error
1	0	0	0	0	0	TDR Error

Table 4-8 PCSR 1 <13:08> Self-Test Codes (Cont)

PCSR1 <13:08>						
13	12	11	10	09	08	Test
						Transmitter Buffer Address
0	1	1	1	1	1	Transmitter Timeout
0	1	1	1	1	0	Receiver Timeout
0	1	1	1	0	1	Buffer Comparison
0	1	1	1	0	0	Byte Count
0	1	1	0	1	1	Receiver Status
0	1	1	0	1	0	CRC Error
						Receive Buffer Addressing
0	1	0	1	1	1	Transmitter Timeout
0	1	0	1	1	0	Receiver Timeout
0	1	0	1	0	1	Buffer Comparison
0	1	0	1	0	0	Byte Count
0	1	0	0	1	1	Receiver Status
0	1	0	0	1	0	CRC Error
0	0	1	1	1	1	Runt Packet
0	0	1	1	1	0	Minimum Packet Size
0	0	1	1	0	1	Maximum Packet Size
0	0	1	1	0	0	Oversize Packet
0	0	1	0	1	1	CRC
0	0	1	0	1	0	Collision
0	0	1	0	0	1	Heartbeat
0	0	1	0	0	0	Half-Duplex
0	0	0	1	1	1	Multicast
0	0	0	1	1	0	Address Recognition
0	0	0	1	0	1	External Loopback
0	0	0	0	0	0	Never Got Started
						Bug Check (NI & UNIBUS in HALTED State)
0	0	0	0	0	1	Internal Restart Error
0	0	0	0	1	0	Internal Unexpected Interrupt
0	0	0	0	1	1	Link Memory Parity Error
0	0	0	1	0	0	Internal Transmit Buffer Resource Allocation Error
1	0	1	0	0	1	Internal Transmit Buffer Resource Allocation Error on Boot

NOTE

If the LEDs display an alternating pattern after the time required for self-test to run, an unexpected interrupt was received during self-test.



TERMS

RWCL	READ ACCESS, WRITE ONE TO CLEAR
R	READ ONLY, IGNORED WHEN WRITTEN
R/W	READ/WRITE
W	WRITE ONLY, READ AS ZERO
U	UNDEFINED

TK-9070

Figure 4-4 PCSR2 Bit Format

Table 4-9 PCSR 2 Bit Description

Bits	Name	Description
$\langle 15:00 \rangle$	PCBB	The low order 16 bits of the address of the Port Control Block Base. The PCBB is read by the Port as an even number.

15	0	0	0	0	0	0	0	0	0	0	0	0	0	02	01	00
0	0	0	0	0	0	0	0	0	0	0	0	0	0	PCBB <17:16>	PCSR3	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	R/W	PORT DRIVER ACCESS	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	R	PORT ACCESS	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	U	POWER UP STATE	

TERMS

RWCL	READ ACCESS, WRITE ONE TO CLEAR
R	READ ONLY, IGNORED WHEN WRITTEN
R/W	READ/WRITE
W	WRITE ONLY, READ AS ZERO
U	UNDEFINED

TK-9071

Figure 4-5 PCSR3 Bit Format

Table 4-10 PCSR 3 Bit Description

Bits	Name	Description
$\langle 15:02 \rangle$		Zeros
$\langle 01:00 \rangle$	PCBB	The high order two bits of the address of the Port Control Block Base.

4.3.1 Port Control and Status Register 0 (PCSR0)

Port Control and Status Register 0 (PCSR0) contains interrupt bits, port command bits, and a device reset bit. Refer to Figure 4-2. Note the following characteristics of PCSR0 (refer to Example 4-1).

1. The upper byte of PCSR0 contains error bits, port command completion bits, and data transfer bits. Any of these bits, when set, cause bit <07> Interrupt (INTR) to set. If bit <06> Interrupt Enable (INTE) is set, an interrupt is generated. The DEUNA has only one interrupt vector. Therefore, any interrupt service routine must determine the cause of the interrupt. Also, all bits that cause interrupts, PCSR0 <15:08>, are WRITE ONE TO CLEAR.
2. Avoid using the NO-OP port command (writing 0's into PCSR <03:00>) except in conjunction with changing the state of the INTE bit or setting the RSET bit. If a NO-OP command is issued, 100 μ s should elapse before issuing another port command.
3. There is a hardware interlock between the Interrupt Enable (INTE) bit and the Port Command Field PCSR0 <03:00>. The DEUNA hardware locks the Port Command Field during write accesses that change the INTE bit from 1 to 0 or 0 to 1. Therefore, the INTE bit and the Port Command field cannot be changed with a single write access. It must be done with two write accesses.
4. The most direct method of writing the Port Command Field is through the MOV(B) instruction. However, the INTE bit must be overwritten (not changed) to successfully write the Port Command Field.
5. The high byte of PCSR0 should be cleared using a byte command.
6. For all Port Commands, except a NO-OP, command execution begins with the getting of the Port Command bits in PCSR0. Command execution ends with the setting of either the DN1 or PCEI bits in PCSR0. Only one Port Command can be executing at any time.

COMMAND	PCSR0 BEFORE	PCSR0 AFTER	COMMENT
mov #100, @PCSR0	000002	000102	; INTE bit changed ; so Port Command ; field does not ; change
mov #101, @PCSR0	000102	000101	; INTE bit unchanged ; so Port Command ; field does change ; causes GET PCBB ; command
mov #102, @PCSR0	000101	000102	; INTE bit unchanged ; GET CMD Issued

Example 4-1 Writing Interrupt Bit in PCSR0

4.4 PORT CONTROL BLOCK FUNCTIONS

The Port Control Block is four words of contiguous data located in host memory. The DEUNA accesses the Port Control Block through the address (PCBB) contained in PCSRs 2 and 3. The Port Control Block contains the Port Function to be performed by the DEUNA for the port-driver. It is used by DEUNA initialization and maintenance operations. See Figure 4-6 and Tables 4-11 and 4-12 for the Port Control Block formats and bit descriptions.

NOTE

In Tables 4-13 to 4-30 the Port Driver checks are the expected result, any other result is considered a Function Error.




Figure 4-6 Port Control Block Diagram

Table 4-11 Port Control Block Bit Descriptions

Word	Bits	Description
PCBB+0	$\langle 15:08 \rangle$	Interpreting these bits depends upon the Port Function field.
PCBB+0	$\langle 07:00 \rangle$	Port Function – Used to pass the DEUNA a function. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	$\langle 15:00 \rangle$	Interpreting these bits depends upon the Port Function field.
PCBB+4	$\langle 15:00 \rangle$	Interpreting these bits depends upon the Port Function field.
PCBB+6	$\langle 15:00 \rangle$	Interpreting these bits depends upon the Port Function field.


Table 4-12 Port Control Functions

Function Code	Reference Function Name	Section
0	No-Operation	4.4.1
1	* Load and Start Microaddress	4.4.2
2	Read Default Physical Address	4.4.3
3	No-Operation	4.4.3
4	Read Physical Address	4.4.4
5	Write Physical Address	4.4.4
6	Read Multicast Address List	4.4.5
7	Write Multicast Address List	4.4.5
10	Read Ring Format	4.4.6
11	Write Ring Format	4.4.6
12	Read Counters	4.4.7
13	Read and Clear Counters	4.4.7
14	Read Mode	4.4.8
15	Write Mode	4.4.8
16	Read Port Status	4.4.9
17	Read and Clear Port Status	4.4.9
20	* Dump Internal Memory	4.4.10
21	* Load Internal Memory	4.4.10
22	* Read System ID Parameters	4.4.11
23	* Write System ID Parameters	4.4.11
24	* Read Load Server Address	4.4.12
25	* Write Load Server Address	4.4.12

* These Port Control Functions are intended for maintenance purposes.

4.4.1 Function Code 0 – No-Operation

See Figure 4-7 and Table 4-13 for the bit formats and bit descriptions of the No-Operation function. For more detail refer to Section 4.3.1.



TK-0061

Figure 4-7 Function Code 0 – No Operation Bit Format

Table 4-13 Function Code 0-No-Operation Bit Descriptions

Word	Bits	Field	Description
PCBB+0	$\langle 15:00 \rangle$	OPCODE	Opcode=0- NO-OP

4.4.2 Function Code 1 – Load and Start Microaddress

This function code is used by the port-driver to instruct the DEUNA to start execution of WCS loaded microcode. The microcode is loaded via Function Code 21 - Load Internal Memory (refer to Section 4.4.10). Both functions are intended for maintenance purposes such as diagnostic testing. See Figure 4-8 and Table 4-14 for bit format and descriptions.




Figure 4-8 Function Code 1 – Load and Start Microaddress Bit Format

Table 4-14 Function Code 1 - Load and Start Microaddress Bit Descriptions

Word	Bits	Field	Description
PCBB+0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB+0	$\langle 07:00 \rangle$	OPCODE	OPCODE=1 – Load and Start Microaddress. Instructs the DEUNA to start executing from the microaddress supplied to it. Written by the port-driver, unchanged by the DEUNA.
PCBB+2	$\langle 15:01 \rangle$	IDBB	The word address of the internal data block the DEUNA is to start executing from.
PCBB+2	$\langle 00 \rangle$	MBZ	Must be zero.

Port Driver Checks	Resultant Error
$(PCBB+0)\langle 15:08 \rangle = 0$	Function Error
$(PCBB+2)\langle 00 \rangle = 0$	Function Error – Write Function Check Only
State ≠ RUNNING	Function Error

4.4.3 Function Codes 2 – Read Default Physical Address

Function Code 2 allows you to read the Default Physical Address from the DEUNA. The DEUNA Default Physical Address is the address value residing in the Physical Address ROM on the DEUNA Port module. The physical address is the unique address value associated with a given station on the network. The ETHERNET physical address is distinct from all other physical addresses on all ETHERNETs. The physical address used may be changed by using Function Code 5 – Write Physical Address (refer to Section 4.4.5). See Figure 4-9 and Table 4-15 for bit format and descriptions.




Figure 4-9 Function Code 2 – Read Default Physical Address
Bit Format

Table 4-15 Function Code 2 – Read Default Physical Address

Word	Bits	Field	Description
PCBB+0	$\langle 15:08 \rangle$	MBZ	Must be zero
PCBB+0	$\langle 07:00 \rangle$	OPCODE	OPCODE=2 – Read default physical address out of the DEUNA.
PCBB+2	$\langle 15:01 \rangle$	DPA<15:01>	OPCODE=3 – No operation. Written by the port-driver, unchanged by the DEUNA.
PCBB+2	$\langle 00 \rangle$	DPA<00>	Address bits <15:01> of the Default Physical Address. Written by the DEUNA for a read function.
PCBB+4	$\langle 15:00 \rangle$	DPA<31:16>	Must be written a zero for physical addresses.
PCBB+6	$\langle 15:00 \rangle$	DPA<47:32>	The middle order 16 address bits of the Default Physical Address. Written by the DEUNA for a read function.
Port Driver Checks		Resultant Error	
$(PCBB+0)\langle 15:08 \rangle = 0$		Function Error	

4.4.4 Function Code 3 – No-Operation

This function code causes a NO-OP to be executed by the DEUNA (refer to Section 4.4.1).

4.4.5 Function Codes 4/5 – Read/Write Physical Address

Function Codes 4 and 5 read or change the Physical Address the DEUNA is currently using for address comparison. The DEUNA returns the powerup default Physical Address when read if an address has not been previously written into it. The DEUNA maintains only one Physical Address. The last write of the Physical Address replaces all previous writes. Bit $\langle 00 \rangle$ of any physical address must always be a value of zero. See Figure 4-10 and Table 4-16 for bit format and bit descriptions.

15	08	07	06	05	04	03	02	01	00	
MBZ	0	0	0	0	0	1	0	0/1		:PCBB+0
	PA <15:00>								0	:PCBB+2
	PA <31:16>									:PCBB+4
	PA <47:32>									:PCBB+6

TK-9067

Figure 4-10 Function Codes 4/5 – Read/Write Physical Address
Physical Address Bit Format

Table 4-16 Function Codes 4/5 – Read/Write Physical Address Bit Descriptions

Word	Bits	Field	Description
PCBB+0	$\langle 15:08 \rangle$	MBZ	Must be zero. Written by the port-driver; unchanged by the DEUNA.
PCBB+0	$\langle 07:00 \rangle$	OPCODE	OPCODE=4 – Read physical address out of the DEUNA. OPCODE=5 – Write physical address into the DEUNA. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	$\langle 15:01 \rangle$	PA $\langle 15:01 \rangle$	Address bits $\langle 15:01 \rangle$ of the Physical Address. Written by the port-driver for a write function, written by the DEUNA for a read function.
PCBB+2	$\langle 00 \rangle$	PA $\langle 00 \rangle$	Must be written zero for physical addresses.
PCBB+2	$\langle 15:00 \rangle$	PA $\langle 31:16 \rangle$	The middle order 16 address bits of the Physical Address. Written by the port-driver for a write function, written by the DEUNA for a read function.
PCBB+6	$\langle 15:00 \rangle$	PA $\langle 47:32 \rangle$	The high order 16 address bits of the Physical Address. Written by the port-driver for a write function, written by the DEUNA for a read function.

Port Driver Checks	Resultant Error
$(PCBB+0)\langle 15:08 \rangle = 0$	Function Error
$(PCBB+2)\langle 00 \rangle = 0$	Function Error-Write Function Check Only

4.4.6 Function Codes 6/7 – Read/Write Multicast Address List

These two Function Codes enable reading and writing of Multicast addresses. A Multicast Address is an address value that a group of logically related stations respond to. The DEUNA can store a maximum of ten Multicast addresses. The Read Multicast Address List function provides the port-driver with the Multicast address table the DEUNA is currently using for address compare. If no previous Write Multicast address has been done, the UDBB will be unchanged, indicating no Multicast address comparison. The Write Multicast address function is used to enable or change the Multicast address comparison. See Figure 4-11 and Table 4-17 for bit format and bit descriptions.

Each Multicast Address Entry in the Multicast Address Table must have a one in the least significant bit, LA<0>=1. The UNIBUS Data Block is written by the port-driver and read by the DEUNA for a write function. The UNIBUS Data Block is read by the port-driver and written by the DEUNA for a read function (see Figure 4-12).




Figure 4-11 Function Codes 6/7 – Read/Write Multicast Address List PCBB Bit Format

Table 4-17 Function Codes 6/7 – Read/Write Multicast Address List PCBB Bit Descriptions


Word	Bits	Field	Description
PCBB+0	<15:08>	MBZ	Must be zero.
PCBB+0	<07:00>	OPCODE	OPCODE=6 – Read Multicast address table out of the DEUNA. OPCODE=7 – Write Multicast address table into the DEUNA. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	<15:01>	UDBB <15:01>	The low order 15 address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	<00>	MBZ	Must be zero.

Table 4-17 Function Codes 6/7 – Read/Write Multicast Address List PCBB Bit Descriptions (Cont)

Word	Bits	Field	Description
PCBB+4	$\langle 15:08 \rangle$	MLTLEN	Multicast Address Table length. The number of Multicast Addresses read from or written to the UNIBUS Data Block expressed as an unsigned integer. The length in words of the UNIBUS Data Block is three times MLTLEN. Written by the port-driver; unchanged by the DEUNA.
			When reading, the Multicast Address table and the MLTLEN field is less than the number of Multicast Addresses in the DEUNA, the DEUNA will return, without error, a truncated list equal to the number asked for, starting with the first address in the list.
			When reading or writing the Multicast Address Table and the MLTLEN field is greater than the maximum number of allowable Multicast Addresses, the DEUNA will abort the command and set the appropriate error status.
PCBB+4	$\langle 07:02 \rangle$	MBZ	Must be zero.
PCBB+4	$\langle 01:00 \rangle$	UDBB $\langle 17:16 \rangle$	The high order two address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.

Port Driver Checks	Resultant Error
$(PCBB+0)\langle 15:08 \rangle=0$	Function Error
$(PCBB+2)\langle 00 \rangle=0$	Function Error
MLTLEN < MAXMLT	Function Error
MLTLEN ≠ 0	Function Error – Read Function Check Only
LA⟨00⟩=1	Function Error – Write Function Check Only

OPCODE = 6 – WRITTEN BY THE DEUNA
 OPCODE = 7 – WRITTEN BY THE PORT DRIVER, READ BY THE DEUNA




TK-9064

Figure 4-12 Function Codes 6/7 – Read/Write Multicast Address List UDBB Bit Format

4.4.7 Function Codes 10/11 – Read/Write Ring Format

This function provides the port-driver with the current base addresses and lengths of the transmit and receive descriptor rings. If no previous Write Descriptor Ring Format function has been done, the DEUNA responds with zeros in all address and length fields. The Write Descriptor Ring Format function is used to initialize the DEUNA.

Refer to Figure 4-13 and Table 4-18 for PCBB bit format and bit descriptions. For UDBB bit format and bit descriptions, refer to Figure 4-14 and Table 4-19.



TK-9060


Figure 4-13 Function Codes 10/11 – Read/Write Ring Format PCBB Bit Format

**Table 4-18 Function Code 10/11 – Read/Write Ring Format
PCBB Bit Descriptions**

Word	Bits	Field	Description
PCBB+0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB+0	$\langle 07:00 \rangle$	OPCODE	OPCODE=10 – Read descriptor ring specification out of the DEUNA. OPCODE=11 – Write descriptor ring specification into the DEUNA. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	$\langle 15:01 \rangle$	UDBB $\langle 15:01 \rangle$	The low order 15 address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	$\langle 00 \rangle$	MBZ	Must be zero.
PCBB+4	$\langle 07:02 \rangle$	MBZ	Must be zero.
PCBB+4	$\langle 01:00 \rangle$	UDBB $\langle 17:16 \rangle$	The high order two address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.

Port Driver Checks	Resultant Error
$(PCBB+0)\langle 15:08 \rangle = 0$	Function Error
$(PCBB+2)\langle 00 \rangle = 0$	Function Error
$(PCBB+4)\langle 07:02 \rangle = 0$	Function Error

OPCODE = 10 – WRITTEN BY THE DEUNA
 OPCODE = 11 – WRITTEN BY THE PORT-DRIVER, READ BY THE DEUNA.



TK-9048

Figure 4-14 Function Codes 10/11 – Read/Write Ring Format UDBB Bit Format

Table 4-19 Function Code 10/11 – Read/Write Ring Format UDBB Bit Descriptions

Word	Bits	Field	Description
UDBB+0	<15:01>	TDRB <15:01>	Address bits <15:01> of the Transmit Descriptor Ring Base.
UDBB+0	<00>	MBZ	Must be zero.
UDBB+2	<15:08>	TELEN	Number of words in each entry in the Transmit Descriptor Ring. TELEN must be greater than 4. Expressed as an 8-bit unsigned integer.
UDBB+2	<07:02>	MBZ	Must be zero.
UDBB+2	<01:00>	TDRB <17:16>	The high order two address bits of the Transmit Descriptor Ring Base.
UDBB+4	<15:00>	TRLEN	Number of entries in the Transmit Descriptor Ring. Expressed as a 16-bit unsigned integer.
UDBB+6	<15:01>	RDRB <15:01>	Address bits <15:01> of the Receive Descriptor Ring Base. Written by the port-driver; unchanged by the DEUNA.
UDBB+6	<00>	MBZ	Must be zero.

**Table 4-19 Function Code 10/11 – Read/Write Ring Format
UDBB Bit Descriptions (Cont)**

Word	Bits	Field	Description
UDBB+10	$\langle 15:08 \rangle$	RELEN	Number of words in each entry in the Transmit Descriptor Ring. TELEN must be greater than 4. Expressed as an 8-bit unsigned integer.
UDBB+10	$\langle 07:02 \rangle$	MBZ	Must be zero.
UDBB+10	$\langle 01:00 \rangle$	RDRB $\langle 17:16 \rangle$	The high order two address bits of the Receive Descriptor Ring Base.
UDBB+12	$\langle 15:00 \rangle$	RRLEN	Number of entries in the Receive Descriptor Ring. Expressed as a 16-bit unsigned integer. An RRLEN value of 1 is illegal.

Port Driver Checks	Resultant Error
$(UDBB+0)\langle 00 \rangle = 0$	Function Error
$(UDBB+2)\langle 07:02 \rangle = 0$	Function Error
$(UDBB+6)\langle 00 \rangle = 0$	Function Error
$(UDBB+10)\langle 07:02 \rangle = 0$	Function Error
$(UDBB+12)\langle 15:00 \rangle \neq 1$	Function Error

4.4.8 Function Codes 12/13 – Read/Read and Clear Counters

This function is used by the port-driver to read the counters held by the DEUNA.

Refer to Figure 4-15 and Table 4-20 for the PCBB bit format and bit descriptions. The counter values are unsigned integers. Counters latch at their maximum values to indicate overflow. Refer to Figure 4-16 and Table 4-21 for UDBB counter format and counter descriptions.




Figure 4-15 Function Codes 12/13 – Read/Write and Clear
Counters PCBB Bit Format

**Table 4-20 Function Code 12/13 – Read/Read and Clear
Counters PCBB Bit Descriptions**

Word	Bits	Field	Description
PCBB+0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB+0	$\langle 07:00 \rangle$	OPCODE	OPCODE=12 – Read counters out of the DEUNA.
			OPCODE=13 – Read counters out of the DEUNA and clear counters.
PCBB+2	$\langle 15:01 \rangle$	UDBB $\langle 15:01 \rangle$	Address bits $\langle 15:01 \rangle$ of the UNIBUS Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB+2	$\langle 00 \rangle$	MBZ	Must be zero.
PCBB+4	$\langle 15:02 \rangle$	MBZ	Must be zero.
PCBB+4	$\langle 01:00 \rangle$	UDBB $\langle 17:16 \rangle$	The high order two address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB+6	$\langle 15:01 \rangle$	CTRLEN	Counter List Length – The number of words allocated in the UNIBUS Data Block to accomplish the function. Written by the port-driver; unchanged by the DEUNA. In the DEUNA, CTRLEN has a maximum value of 32 decimal.
			When reading the counter list, if the CTRLEN field is less than 32, the DEUNA returns the number of words asked for, starting with the first entry in the list. When reading the counter list, if the CTRLEN field is greater than 32, the DEUNA returns only 32 words, starting with the first entry in the list.
PCBB+6	$\langle 00 \rangle$	MBZ	Must be zero.
Port Driver Checks	Resultant Error		
(PCBB+0) $\langle 15:08 \rangle$ =0	Function Error		
(PCBB+2) $\langle 00 \rangle$ =0	Function Error		
(PCBB+4) $\langle 15:02 \rangle$ =0	Function Error		
(PCBB+6) $\langle 00 \rangle$ =0	Function Error		

OPCODE=12— READ COUNTERS
OPCODE=13— READ AND CLEAR COUNTERS

15	00	
	UNIBUS DATA BLOCK LENGTH	:UDBB+0
	SECONDS SINCE LAST ZEROED <15:00>	:UDBB+2
	PACKETS RECEIVED <15:00>	:UDBB+4
	PACKETS RECEIVED <31:16>	:UDBB+6
	MULTICAST PACKETS RECEIVED <15:00>	:UDBB+10
	MULTICAST PACKETS RECEIVED <31:16>	:UDBB+12
	<15:03> = 0	MLEN FRAM CRC :UDBB+14*
	PACKETS RECEIVED WITH ERROR <15:00>	:UDBB+16
	DATA BYTES RECEIVED <15:00>	:UDBB+20
	DATA BYTES RECEIVED <31:16>	:UDBB+22
	MULTICAST DATA BYTES RECEIVED <15:00>	:UDBB+24
	MULTICAST DATA BYTES RECEIVED <31:16>	:UDBB+26
	RECEIVE PACKETS LOST – INTERNAL BUFFER ERROR <15:00>	:UDBB+30
	RECEIVE PACKETS LOST – LOCAL BUFFER ERROR <15:00>	:UDBB+32
	PACKETS TRANSMITTED <15:00>	:UDBB+34
	PACKETS TRANSMITTED <31:16>	:UDBB+36
	MULTICAST PACKETS TRANSMITTED <15:00>	:UDBB+40
	MULTICAST PACKETS TRANSMITTED <31:16>	:UDBB+42
	PACKETS TRANSMITTED/3+ ATTEMPTS <15:00>	:UDBB+44
	PACKETS TRANSMITTED/3+ ATTEMPTS <31:16>	:UDBB+46

*PACKETS RECEIVED WITH ERROR BIT MAP

TK-9047

Figure 4-16 UNIBUS Data Block Format for Counter List
(Sheet 1 of 2)

PACKETS TRANSMITTED 2 ATTEMPTS <15:00>	:UDBB+50
PACKETS TRANSMITTED 2 ATTEMPTS <31:16>	:UDBB+52
PACKETS TRANSMITTED – DEFERRED <15:00>	:UDBB+54
PACKETS TRANSMITTED – DEFERRED <31:16>	:UDBB+56
DATA BYTES TRANSMITTED <15:00>	:UDBB+60
DATA BYTES TRANSMITTED <31:16>	:UDBB+62
MULTICAST DATA BYTES TRANSMITTED <15:00>	:UDBB+64
MULTICAST DATA BYTES TRANSMITTED <31:16>	:UDBB+66
<15:06> = 0	LCOL MLEN 0 0 LCAR RTRY
TRANSMIT PACKETS ABORTED <15:00>	:UDBB+70*
TRANSMIT COLLISION CHECK FAILURE <15:00>	:UDBB+72
<15:00> = 0	:UDBB+74
	:UDBB+76

*TRANSMIT PACKET ABORTED BIT MAP

TK-9059

Figure 4-16 UNIBUS Data Block Format for Counter List
(Sheet 2 of 2)

**Table 4-21 Function Code 12/13 – Read/Read and Clear
Counters UDBB Descriptions**

Word	Name	Description		
UDBB+0	UNIBUS Data Block Length	The number of words written into the UNIBUS Data Block by the DEUNA to accomplish the read counter function.		
UDBB+2	Seconds Since Last Zeroed	16 bits for the number of seconds since the counters were last zeroed.		
UDBB+4				
UDBB+6	Packets Received	32 bits for the total number of error-free datagrams received.		
UDBB+10	Multicast Packets Received	32 bits for the total number of error-free multicast datagrams received.		
UDBB+14	Packets Received with Error	Bitmap		
		Bit	Name	Description
		⟨00⟩	CRC	Block Check Error – A datagram failed only the CRC check.
		⟨01⟩	FRAM	Framing Error – A datagram failed the CRC check and did not contain an integral multiple of 8 bits.
		⟨02⟩	MLEN	Message Length Error – A datagram was larger than 1518 bytes.
		⟨15:03⟩	0	
UDBB+16	Packets Received	16 bits for the total number of datagrams received with one or more errors logged in the bitmap. Includes only datagrams that passed destination address comparison.		
UDBB+20	Data Bytes Received	32 bits for the total number of data bytes received error free, exclusive of data link protocol overhead.		
UDBB+22				
UDBB+24	Multicast Bytes Received	32 bits for the total number of multicast data bytes received error free, exclusive of data link protocol overhead.		
UDBB+26				
UDBB+30	Receive Packets Lost– Internal Buffer Error	16 bits for the total number of discards of an incoming packet due to lack of internal buffer space. Incoming packets must be error-free to be counted.		

**Table 4-21 Function Code 12/13 – Read/Read and Clear
Counters UDBB Descriptions (Cont)**

Word	Name	Description
UDBB+32	Received Packets Lost – Local Buffer Error	16 bits for the total number of problems with a receive ring data buffer. This counter is incremented for the following reasons: <ul style="list-style-type: none"> • Buffer Unavailable – Datagram lost because there was no available buffer on the receive ring. • Buffer Too Small – Datagram truncated because it was larger than the available buffer space on the receive ring.
UDBB+34	Packets Transmitted	32 bits for the total number of datagrams successfully transmitted, including transmissions in which the collision test signal failed to assert.
UDBB+36		
UDBB+40	Multicast Packets Transmitted	32 bits for the total number of multicast datagrams successfully transmitted, including transmissions in which the collision test signal failed to assert.
UDBB+42		
UDBB+44	Packets Transmitted 3+ Attempts	32 bits for the total number of datagrams successfully transmitted on three or more attempts, including transmissions in which the collision test signal failed to assert.
UDBB+46		
UDBB+50	Packets Transmitted 2 Attempts	32 bits for the total number of datagrams successfully transmitted on two attempts, including transmissions in which the collision test signal failed to assert.
UDBB+52		
UDBB+54	Packets Transmitted Deferred	32 bits for the total number of datagrams successfully transmitted on the first attempt after deferring, including transmissions in which the collision test signal failed to assert.
UDBB+56		
UDBB+60	Data Bytes Transmitted	32 bits for the total number of data bytes successfully transmitted.
UDBB+62		
UDBB+64	Multicast Data Bytes Transmitted	32 bits for the total number of multicast data bytes successfully transmitted.
UDBB+66		

Note: The counter values dealing with the Collision Test Signal are only valid when the DEUNA is connected to an H4000 or similar transceiver with a collision test feature and the Enable Collision Test (ECT) bit is set in the DEUNA Mode Register (refer to Section 4.4.8).


**Table 4-21 Function Code 12/13 – Read/Read and Clear
Counters UDBB Descriptions (Cont)**

Word	Name	Description		
UDBB+70	Transmit Packets Aborted	Bitmap		
		Bit	Name	Description
		⟨00⟩	RTRY	Retry error, 16 unsuccessful transmission attempts.
		⟨01⟩	LCAR	Loss of carrier. Retry error, loss of carrier flag, and non-zero TDR value on last attempt.
		⟨02⟩	0	Always = 0
		⟨03⟩	0	Always = 0
		⟨04⟩	MLEN	Data Block too long. The DEUNA aborted the transmission because the datagram exceeded the maximum packet length.
		⟨05⟩	LCOL	Late collision on the last transmission attempt.
		⟨15:06⟩	0	Always = 0.
UDBB+72	Transmit Packets Aborted	16 bits for the total number of datagrams aborted during transmission for one of the bitmapped errors.		
UDBB+74	Transmit Collision Detect Failure	16 bits for the total number of times the collision test signal failed to assert following an apparently successful transmission.		
UDBB+76	ZEROS			

Note: The counter values dealing with the Collision Test Signal are only valid when the DEUNA is connected to an H4000 or similar transceiver with a collision test feature and the Enable Collision Test (ECT) bit is set in the DEUNA Mode Register (refer to Section 4.4.8).

4.4.9 Function Codes 14/15 – Read/Write Mode

This function is used by the port-driver to read or write the mode register of the DEUNA. The mode register is used to program the operation of the DEUNA when it is in the RUNNING state. Refer to Figure 4-17 and Table 4-22 for the PCBB bit formats and bit descriptions.



TK-9058

**Figure 4-17 Function Codes 14/15 – Read/Write Mode
PCBB Bit Format**

**Table 4-22 Function Code 14/15 – Read/Write Mode
PCBB Bit Descriptions**

Word	Bits	Name	Description
PCBB + 0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB + 0	$\langle 07:00 \rangle$	OPCODE	OPCODE = 14 – Read the mode out of the DEUNA. OPCODE = 15 – Write the mode into the DEUNA. Written by the port-driver; unchanged by the DEUNA.
PCBB + 2	$\langle 15 \rangle$	PROM	Promiscuous Mode – Instructs the DEUNA to accept all incoming packets regardless of the destination address field. Written by the DEUNA for a read. Written by the port-driver for a write. Cleared internally upon power up.
PCBB + 2	$\langle 14 \rangle$	ENAL	Enable All Multicast – Instructs the DEUNA to accept all incoming packets with Multicast destinations. Written by the DEUNA for a read. Written by the port-driver for a write. Cleared internally upon power up.

**Table 4-22 Function Code 14/15 – Read/Write Mode
PCBB Bit Descriptions (Cont)**

Word	Bits	Name	Description
PCBB + 2	$\langle 13 \rangle$	DRDC	Disable data chaining mode on received messages. When the DEUNA is in the mode, it truncates messages that do not fit in a single buffer. Status information remains intact. Written by the port-driver for a write. Written by the DEUNA for a read. Cleared internally upon power up.
PCBB + 2	$\langle 12 \rangle$	TPAD	Transmit Message Pad Enable – Instructs the DEUNA to pad messages shorter than 64 bytes long, not including the CRC, for transmission. The DEUNA pads the data field only. Written by the port-driver for a write. Written by the DEUNA for a read. Cleared internally upon power up.
PCBB + 2	$\langle 11 \rangle$	ECT	Enable Collision Test – Instructs the DEUNA to check for collision test after each transmission. This bit should only be used with transceivers that have the collision test feature, for example H4000.
PCBB + 2	$\langle 10 \rangle$	MBZ	Must be zero.
PCBB + 2	$\langle 09 \rangle$	DMNT	Disable maintenance message. Instructs the DEUNA not to transmit a response to all incoming loop, boot, request ID, and memory load with transfer address messages. In addition, the DEUNA will not issue the system ID message. This bit is an aid in running on-line diagnostics. Written by the DEUNA for a read. Written by the port-drive for a write. Cleared internally upon power up.
PCBB + 2	$\langle 08:04 \rangle$	MBZ	Must be zero.


Table 4-22 Function Code 14/15 – Read/Write Mode
PCBB Bit Descriptions (Cont)

Word	Bits	Name	Description
PCBB + 2	$\langle 03 \rangle$	DTCR	Disable Transmit CRC – Instructs the DEUNA not to append 4 bytes of link generated CRC to the transmitted packet, not to transmit a response to all incoming loop, boot, request ID, and memory load with transfer address messages. In addition, the DEUNA will not issue the system ID message.
			Written by the DEUNA for a read. Written by the port-driver for a write. Cleared internally upon power up.
PCBB + 2	$\langle 02 \rangle$	LOOP	Internal Loopback Mode – Disables the DEUNA from the transceiver, and loops the output of the DEUNA transmitter logic to the input of the receiver logic. The collision test fails if enabled during transmissions with LOOP set. Written by the DEUNA for a read. Written by the port-driver for a write. Cleared internally upon power up.
PCBB + 2	$\langle 01 \rangle$	MBZ	Must be zero.
PCBB + 2	$\langle 00 \rangle$	HDPX	Half-Duplex Mode – When clear, indicates that the DEUNA will receive messages transmitted to itself over the wire. Messages received in this manner will not undergo CRC check use; CRC error status will be returned with them.
			When set, indicates that the DEUNA will not receive messages transmitted to itself. However, the DEUNA recognizes the transmitted message as being addressed to itself and sets the MTCH bit in the transmit ring following the transmission attempt. Cleared internally upon power up.

Port Driver Checks	Resultant Error
$(PCBB + 0)\langle 15:08 \rangle = 0$	Function Error
$(PCBB + 2)\langle 10,08:04,01 \rangle = 0$	Function Error – Write Function Check Only

4.4.10 Function Codes 16/17 – Read/Read and Clear Port Status

This function is used by the port-driver to read and clear status from the DEUNA. Function code 17 will clear the high byte of PCBB+2. Refer to Figure 4-18 and Table 4-23 for PCBB bit format and bit descriptions.



TK-9072

Figure 4-18 Function Codes 16/17 – Read/Read and Clear
Port Status PCBB Bit Format

Table 4-23 Function Code 16/17 – Read/Read and Clear
Port Status

Word	Bits	Field	Description
PCBB + 0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB + 0	$\langle 07:00 \rangle$	OPCODE	OPCODE = 16 – Read status from the DEUNA. OPCODE = 17 – Read status from the DEUNA and clear status in the DEUNA. Written by the port-driver; unchanged by the DEUNA.
PCBB + 2	$\langle 15 \rangle$	ERRS	Error Summary – Logical OR of MERR, RBUF, TMOT, FNER, RRNG, TRNG, and LEN. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 14 \rangle$	MERR	Multiple Errors – Multiple ring access errors encountered while handling buffer access errors. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 13 \rangle$	ZERO	

**Table 4-23 Function Code 16/17 – Read/Read and Clear
Port Status (Cont)**

Word	Bits	Field	Description
PCBB + 2	$\langle 12 \rangle$	CERR	Collision Test Error – The transceiver collision circuit has failed to activate following a transmission. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 11 \rangle$	TMOT	Timeout Error – UNIBUS timeout error encountered while performing ring access. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 10 \rangle$	ZERO	
PCBB + 2	$\langle 09 \rangle$	RRNG	Receiver Ring Error – DEUNA encountered a ring parsing error while accessing the receive descriptor ring. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 08 \rangle$	TRNG	Transmit Ring Error – DEUNA encountered a ring parsing error while accessing the transmit descriptor ring. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 07 \rangle$	PTCH	ROM Patch – DEUNA WCS contains a patch for the ROM based operational microcode. Set by the DEUNA; unchanged by the port driver.
PCBB + 2	$\langle 06 \rangle$	RRAM	RAM Microcode Operational – DEUNA is executing from RAM rather than ROM microcode. Written by the DEUNA; unchanged by the port-driver.
PCBB + 2	$\langle 05:00 \rangle$	RREV	ROM revision – The revision number of the DEUNA on-board microcode. Written by the DEUNA; unchanged by the port-driver.

Table 4-23 Function Code 16/17 – Read/Read and Clear Port Status (Cont)

Word	Bits	Field	Description
PCBB + 4	$\langle 15:08 \rangle$	CURMLT	The current number of multicast IDs residing in the DEUNA. Zero upon power up. Written by the DEUNA; unchanged by the port-driver.
PCBB + 4	$\langle 07:00 \rangle$	MAXMLT	Maximum number of multicast IDs the DEUNA will support: ten. Written by the DEUNA; unchanged by the port-driver.
PCBB + 6	$\langle 15:00 \rangle$	MAXCTR	Maximum length in words of the data block reserved for counters. Implies the maximum number of counters. Written by the DEUNA; unchanged by the port-driver.
Port Driver Checks		Resultant Error	
$(\text{PCBB} + 0)\langle 15:08 \rangle = 0$		Function Error	
$(\text{PCBB} + 2)\langle 13,10 \rangle = 0$		Function Error – Write Function Check Only	

4.4.11 Function Codes 20/21 – Dump/Load Internal Memory

These functions are used to block move data or microcode between the host memory and the internal memory (WCS) of the DEUNA. It is used for maintenance purposes such as diagnostics. The data move is done by the DEUNA. Refer to Figure 4-19 and Table 4-24 for the PCBB bit format and bit descriptions. Refer to Figure 4-20 and Table 4-25 for UDDB format and bit descriptions.





Figure 4-19 Function Codes 20/21 – Load/Dump Internal Memory PCBB Bit Format

Table 4-24 Function Code 20/21 – Dump/Load Internal Memory PCBB Bit Descriptions

Word	Bits	Field	Description
PCBB + 0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB + 0	$\langle 07:00 \rangle$	OPCODE	OPCODE = 20 – Dump internal RAM of DEUNA. OPCODE = 21 – Load internal RAM of DEUNA.
PCBB + 2	$\langle 15:01 \rangle$	UDBB $\langle 15:01 \rangle$	Address bits $\langle 15:01 \rangle$ of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB + 2	$\langle 00 \rangle$	MBZ	Must be zero.
PCBB + 4	$\langle 15:08 \rangle$	IGNORED	Ignored by the DEUNA.
PCBB + 4	$\langle 07:02 \rangle$	MBZ	Must be zero.
PCBB + 4	$\langle 01:00 \rangle$	UDBB $\langle 17:16 \rangle$	The high order two address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB + 6	$\langle 15:00 \rangle$	IGNORED	Ignored by the DEUNA.

Port Driver Checks	Resultant Errors
$(PCBB + 0)\langle 15:08 \rangle = 0$	Function Error
$(PCBB + 2)\langle 00 \rangle = 0$	Function Error
$(PCBB + 4)\langle 07:02 \rangle = 0$	Function Error
State ≠ RUNNING	Function Error – Write Function Checks Only



TK-9074

Figure 4-20 Function Codes 20/21 – Load/Dump Internal Memory UDBB Bit Format

Table 4-25 Function Code 20/21 – Load/Dump Internal Memory UDBB Bit Descriptions

Word	Bits	Field	Description
UDBB + 0	<15:01>	FLEN	Function length – An unsigned integer indicating the number of words to be transferred between UDBB and IDBB. Set by the port-driver; unchanged by the DEUNA.
UDBB + 0	<00>	MBZ	Must be zero.
UDBB + 2	<15:01>	HDBB <15:01>	Address bits <15:01> of the Host Memory Data Block Base. Written by the port-driver; unchanged by the DEUNA.
UDBB + 2	<00>	MBZ	Must be zero.
UDBB + 4	<15:02>	MBZ	Must be zero.
UDBB + 4	<01:00>	HDBB <17:16>	The high order two address bits of the Host Memory Data Block Base. Written by the port-driver; unchanged by the DEUNA.
UDBB + 6	<15:01>	IDBB <15:01>	Address bits <15:01> of the Internal Data Block Base. Written by the port-driver; unchanged by the DEUNA.
UDBB + 6	<00>	MBZ	Must be zero.
Port Driver Checks	Resultant Error		
(UDBB + 0)<00>=0	Function Error		
(UDBB + 2)<00>=0	Function Error		
(UDBB + 4)<15:02>=0	Function Error		
(UDBB + 6)<00>=0	Function Error		

4.4.12 Function Codes 22/23 – Read/Write System ID Parameters

These functions are used by the port-driver to read or write the System Identification Parameter list of the DEUNA and verification code for boot functions. Refer to Figure 4-21 and Table 4-26 for PCBB bit formats and bit descriptions. Refer to Figure 4-22 and Table 4-27 for UDBB bit formats and bit descriptions.




Figure 4-21 Function Codes 22/23 – Read/Write System ID Parameters PCBB Bit Format

Table 4-26 Function Code 22/23 – Read/Write System ID Parameters PCBB Bit Descriptions

Word	Bits	Field	Description
PCBB + 0	$\langle 15:08 \rangle$	MBZ	Must be zero.
PCBB + 0	$\langle 07:00 \rangle$	OPCODE	OPCODE = 22 – Read system ID parameter list out of the DEUNA. OPCODE = 23 – Write system ID parameter list into the DEUNA. Written by the port-driver; unchanged by the DEUNA.
PCBB + 2	$\langle 15:01 \rangle$	UDBB $\langle 15:01 \rangle$	The low order 15 address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB + 2	$\langle 00 \rangle$	MBZ	Must be zero.

**Table 4-26 Function Code 22/23 – Read/Write System
ID Parameters PCBB Bit Descriptions (Cont)**

Word	Bits	Field	Description
PCBB + 4	$\langle 15:02 \rangle$	MBZ	Must be zero.
PCBB + 4	$\langle 01:00 \rangle$	UDBB $\langle 17:16 \rangle$	The high order two address bits of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA.
PCBB + 6	$\langle 15:01 \rangle$	PLTLEN	System ID Parameter list length. The length in words of the UNIBUS Data Block Base. Written by the port-driver; unchanged by the DEUNA. The maximum value of PLTLEN is 100 decimal. When reading the System ID Parameter list, if the PLTLEN field is less than 100 words, the DEUNA will return, without error, a truncated list equal to the number asked for, starting with the first entry in the list.
			When reading or writing the System ID Parameter list, if the PLTLEN field is greater than 100 words, the DEUNA will abort the command and set the appropriate error status.

Port Driver Checks	Resultant Error
$(PCBB + 0)\langle 15:08 \rangle = 0$	Function Error
$(PCBB + 2)\langle 00 \rangle = 0$	Function Error
$(PCBB + 4)\langle 15:02 \rangle = 0$	Function Error
$(PCBB + 6)\langle 00 \rangle = 0$	Function Error
$27 < PLTEN \leq 100$ decimal	Function Error

OPCODE = 22 READ SYSTEM ID PARAMETER LIST.
 OPCODE = 23 WRITE SYSTEM ID PARAMETER LIST.

15	08	07	00
	VC <15:00>		:UDBB+0
	VC <31:16>		:UDBB+2
	VC <47:32>		:UDBB+4
	VC <63:48>		:UDBB+6
MBZ		SOFTID	:UDBB+10
	UNDEFINED		:UDBB+12
	UNDEFINED		:UDBB+14
	UNDEFINED		:UDBB+16
	UNDEFINED		:UDBB+20
	UNDEFINED		:UDBB+22
	UNDEFINED		:UDBB+24
	TYPE		:UDBB+26
	CCOUNT		:UDBB+30
MBZ		CODE	:UDBB+32
	RECNUM		:UDBB+34
	MVTYPE		:UDBB+36
MVVER		MVLEN	:UDBB+40
MVUECO		MVECO	:UDBB+42
	FTYPE		:UDBB+44
FVAL1		FLEN	:UDBB+46
HATYPE <07:00>		FVAL2	:UDBB+50
HALEN		HATYPE <15:08>	:UDBB+52
	HA <15:00>		:UDBB+54
	HA <31:16>		:UDBB+56
	HA <47:32>		:UDBB+60
	DTYPE		:UDBB+62
DVALUE		DLEN	:UDBB+64
	PARAM		:UDBB+66
	PARAM		:UDBB+70
	PARAM		:UDBB+72
	PARAM		

TK-9057

Figure 4-22 Function Codes 22/23 – Read/Write System ID Parameters UDBB Bit Format

**Table 4-27 Function Code 22/23 – Read/Write System
ID Parameters UDBB Bit Descriptions**

Word	Bits	Field	Description
UDBB + 0	$\langle 15:00 \rangle$	VC $\langle 15:00 \rangle$	Word0 of the Boot verification code.
UDBB + 2	$\langle 15:00 \rangle$	VC $\langle 31:16 \rangle$	Word1 of the Boot verification code.
UDBB + 4	$\langle 15:00 \rangle$	VC $\langle 47:32 \rangle$	Word2 of the Boot verification code.
UDBB + 6	$\langle 15:00 \rangle$	VC $\langle 63:48 \rangle$	Word3 of the Boot verification code.
			Written by the DEUNA for read function; written by the port-driver for a write function. The DEUNA default value of the verification code is VC $\langle 63:00 \rangle = 0$.
UDBB + 10	$\langle 15:08 \rangle$	MBZ	Zeros.
UDBB + 10	$\langle 07:00 \rangle$	SOFTID	Software Identification – Written by the DEUNA for read function; written by the port-driver during a write function. The DEUNA default value is SOFTID = 0.
UDBB + 12	$\langle 15:00 \rangle$		Undefined
UDBB + 14	$\langle 15:00 \rangle$		Undefined
UDBB + 16	$\langle 15:00 \rangle$		Undefined
UDBB + 20	$\langle 15:00 \rangle$		Undefined
UDBB + 22	$\langle 15:00 \rangle$		Undefined
UDBB + 24	$\langle 15:00 \rangle$		Undefined
UDBB + 26	$\langle 15:00 \rangle$	TYPE	ETHERNET Type – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is 260 hex.
UDBB + 30	$\langle 15:00 \rangle$	CCOUNT	Character Count – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is COUNT = 28 decimal.
UDBB + 32	$\langle 15:00 \rangle$	MBZ	Zeros

**Table 4-27 Function Code 22/23 – Read/Write System
ID Parameters UDBB Bit Descriptions (Cont)**

Word	Bits	Field	Description
UDBB + 32	⟨07:00⟩	CODE	Code – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is CODE = 7.
UDBB + 34	⟨15:00⟩	RECNUM	Receipt number – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is RECNUM = 0.
UDBB + 36	⟨15:00⟩	MVTYPE	MOP Version Type – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is MVTYPE = 1.
UDBB + 40	⟨15:08⟩	MVVER	MOP Version/Version – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is MVVER = 3.
UDBB + 40	⟨07:00⟩	MVLEN	MOP Version Length – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is MVLEN = 3.
UDBB + 42	⟨15:08⟩	MVUECO	MOP Version User ECO – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is MVUECO = 0.
UDBB + 42	⟨07:00⟩	MVECO	MOP Version ECO – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is MVECO = 0.
UDBB + 44	⟨15:00⟩	FTYPE	Function Type – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is FTYPE = 2.

**Table 4-27 Function Code 22/23 – Read/Write System
ID Parameters UDBB Bit Descriptions (Cont)**

Word	Bits	Field	Description
UDBB + 46	$\langle 15:08 \rangle$	FVAL1	Function value 1 – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is FVAL1 = 5.
UDBB + 46	$\langle 07:00 \rangle$	FLEN	Function Length – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is FLEN = 2.
UDBB + 50	$\langle 15:08 \rangle$ $\langle 07:00 \rangle$	HATYPE	Byte 0 of the Hardware Address Type – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is HATYPE = 7.
UDBB + 50	$\langle 07:00 \rangle$	FVAL2	Function Value 2 – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is FVAL2 = 0.
UDBB + 52	$\langle 15:08 \rangle$	HALEN	Hardware Address Length – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is HALEN = 6.
UDBB + 52	$\langle 07:00 \rangle$	HATYPE	Byte 1 of the Hardware Address Type – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is HATYPE = 0.
UDBB + 54	$\langle 15:00 \rangle$	HA $\langle 15:00 \rangle$	Word0 of the Hardware Address
UDBB + 56	$\langle 15:00 \rangle$	HA $\langle 31:16 \rangle$	Word1 of the Hardware Address
UDBB + 60	$\langle 15:00 \rangle$	HA $\langle 47:32 \rangle$	Word2 of the Hardware Address
			Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is the default physical address.

Table 4-27 Function Code 22/23 – Read/Write System ID Parameters UDBB Bit Descriptions (Cont)

Word	Bits	Field	Description
UDBB + 62	⟨15:00⟩	DTYPE	Device Type – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is DTYPE = 64 hex.
UDBB + 64	⟨15:08⟩	DVALUE	Device Value – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is DVALUE = 1.
UDBB + 64	⟨08:00⟩	DLEN	Device Length – Written by the DEUNA for a read function; written by the port-driver for a write function. The DEUNA default value is DLEN = 1.
UDBB + 66	⟨15:00⟩	PARAM	Additional Parameters – Written by the DEUNA for a read function; written by the port-driver for a write function.

Port Driver Checks


None

4.4.13 Function Codes 24/25 – Read/Write Load Server Address

Function codes 24 and 25 read or change the Load Server Address used by the DEUNA when in the Primary Load State (refer to Section 4.10.2.4). If no write function occurs prior to being issued a Read function, the DEUNA will return the Load Server Multicast address (AB-00-00-01-00-00 hex). Refer to Figure 4-23 and Table 4-28 for PCBB bit format and bit descriptions.

NOTE

In this Chapter the hex value of the multi-byte fields will be shown in parentheses (0123) and then the order of transmission is shown following 23-01 hex with 23 being the least significant byte. The least significant bit of the least significant byte (23) is transmitted first.



TK-8077

Figure 4-23 Function Codes 24/25 – Read/Write Load Server Address PCBB Bit Format


Table 4-28 Function Code 24/25 – Read/Write Load Server Address PCBB Bit Descriptions

Word	Bits	Field	Description
PCBB + 0	<15:08>	MBZ	Must be zero. Written by the port-driver; unchanged by the DEUNA.
PCBB + 0	<07:00>	OPCODE	OPCODE = 24 – Read Load Server Address. OPCODE = 25 – Write Load Server Address. Written by the port-driver; unchanged by the DEUNA.
PCBB + 2	<15:00>	LSA (15:00)	The low order 16 address bits of the load server address.
PCBB + 4	<15:00>	LSA (31:16)	The middle order 16 address bits of the load server address.
PCBB + 6	<15:00>	LSA (47:32)	The high order 16 address bits of the load server address. Written by the DEUNA for a read function. Written by the port-driver for a write function.

Port Driver Checks	Resultant Error
(PCBB + 0)<15:08>=0	Function Error

4.5 TRANSMIT DESCRIPTOR RING ENTRY

The Transmit Descriptor Ring Entry is located in host memory. It tells the DEUNA the attributes of a data buffer in host memory to be transmitted on the ETHERNET. It also reports back to the host the status of the packet after it is sent. Refer to Figure 4-24 and Table 4-29 for the Transmit Descriptor Ring Base Format and bit descriptions.



TK-9076

Figure 4-24 Transmit Descriptor Ring Entry Format

Table 4-29 Transmit Descriptor Ring Base (TDRB) Bit Descriptions

Word	Bits	Field	Description
TDRB + 0	<15:00>	SLEN	Segment Length – Number of bytes in a segment. Illegal if the number of bytes in the transmitted data field is less than 64 or greater than 1518 unless TPAD is enabled for a message less than 64 bytes (refer to Table 4-22). Set by the port-driver; unchanged by the DEUNA.
TDRB + 2	<15:00>	SEGB	The low order 16 address bits of the segment pointed to by the descriptor. Written by the port-driver; unchanged by the DEUNA.
TDRB + 4	<15>	OWN	Port ownership – Indicates that the descriptor entry is owned by the port-driver (=0) or by the DEUNA (=1). Set by the port-driver; cleared by the DEUNA.

**Table 4-29 Transmit Descriptor Ring Base
(TDRB) Bit Descriptions (Cont)**

Word	Bits	Field	Description
TDRB + 4	$\langle 14 \rangle$	ERRS	Error Summary – The logical OR of BUFL, UBTO, LCOL, LCAR, and RTRY as reported in word TDRB + 6. Set by the DEUNA; cleared by the port-driver.
TRDB + 4	$\langle 13 \rangle$	MTCH	Station Match – Set by the DEUNA when the destination address of the transmit message matches one of the addresses of the DEUNA.
TDRB + 4	$\langle 12 \rangle$	MORE	Multiple retries needed. Set by the DEUNA when more than one retry was needed to successfully transmit a packet; cleared by the port-driver.
TDRB + 4	$\langle 11 \rangle$	ONE	One Collision – Set by the DEUNA when exactly one retry was needed to transmit a packet; cleared by the port-driver.
TDRB + 4	$\langle 10 \rangle$	DEF	Deferred – Set when the DEUNA experienced no collisions but had to defer while trying to transmit a packet; cleared by the port-driver.
TDRB + 4	$\langle 9 \rangle$	STP	Start of packet – Set by the port-driver; unchanged by the DEUNA. Used for intra-packet data chaining.
TDRB + 4	$\langle 8 \rangle$	ENP	End of packet – Set by the port-driver; unchanged by the DEUNA. Used for intra-packet data chaining.
TDRB + 4	$\langle 07:02 \rangle$	MBZ	Must be zero.
TDRB + 4	$\langle 01:00 \rangle$	SEGB	The high order two address bits of the segment pointed to by the descriptor. Written by the port-driver; unchanged by the DEUNA.

**Table 4-29 Transmit Descriptor Ring Base
(TDRB) Bit Descriptions (Cont)**

Word	Bits	Field	Description
TDRB + 6	$\langle 15 \rangle$	BUFL	<p>Buffer length error – One or more of the following conditions:</p> <ol style="list-style-type: none"> 1. The total length of the packet, including chained buffers, is less than the length of the minimum allowable packet length. This is 14 bytes if the DEUNA is in the data padding mode (TPAD = 1). If the DEUNA is not in the data padding mode, the minimum length is 64 bytes if the DEUNA is not in the disable transmit CRC mode, or 60 bytes if the DEUNA is in the disable transmit CRC mode (DTCR = 1). The BUFL bit is set in the transmit descriptor ring entry in which the packet length overflowed. 2. The total length of the packet, including chained buffers, exceeds the length of the maximum allowable packet length; 1514 bytes if the DEUNA is not in the disable transmit CRC mode, or 1518 bytes if the DEUNA is in the disable transmit CRC mode (DTCR = 1). The BUFL bit is set in the transmit descriptor ring entry in which the packet length overflowed. 3. While searching the ring to find the beginning of a packet to be transmitted, the BUFL bit is set in each transmit descriptor ring entry it owns but does not have the STP bit set while DEUNA is searching for an STP flag.

**Table 4-29 Transmit Descriptor Ring Base
(TDRB) Bit Descriptions (Cont)**

Word	Bits	Field	Description
			<p>4. While in the data chaining mode, if the DEUNA found an entry it owned with the STP bit set, or encountered a buffer it did not own while searching for an entry in which the ENP bit was set. The BUFL bit is set in the transmit descriptor ring entry before the entry DEUNA does not own; BUFL is set in the last entry the DEUNA owns.</p> <p>5. While in the data chaining mode, if the DEUNA found an entry it owned with the STP bit set, or encountered an entry with the STP bit set while searching for an entry in which the ENP flag was set. The BUFL bit is set in the transmit descriptor ring entry before the entry containing the asserted STP flag.</p>
			Packet transmission does not occur if BUFL is set for one or more of the buffers that make up the packet. Set by the DEUNA; cleared by the port-driver.
TDRB + 6	$\langle 14 \rangle$	UBTO	UNIBUS timeout – A UNIBUS timeout was encountered while accessing the buffer pointed to by the descriptor ring entry. (Refer to Section 4.9.8.) Set by the DEUNA; cleared by the port-driver.
TDRB + 6	$\langle 13 \rangle$	Zero	
TDRB + 6	$\langle 12 \rangle$	LCOL	Late collision – A collision has occurred after the slot time of the channel has elapsed. Set by the DEUNA; cleared by the port-driver.


**Table 4-29 Transmit Descriptor Ring Base
(TDRB) Bit Descriptions (Cont)**

Word	Bits	Field	Description
TDRB + 6	$\langle 11 \rangle$	LCAR	Loss of carrier – Carrier was either not present on the channel during transmission (indicating a shorted cable) or the carrier was lost during transmission of a broken carrier detect circuit. Set by the DEUNA; cleared by the port-driver.
TDRB + 6	$\langle 10 \rangle$	RTRY	Retry – Transmitter has failed in 16 attempts to transmit the packet due to collisions on the medium. Set by the DEUNA; cleared by the port-driver.
TDRB + 6	$\langle 9:0 \rangle$	TDR	Time domain reflectometry value – Valid only when RTRY is set.

Port Driver Checks	Resultant Error
$(\text{TRDB} + 4)\langle 07:02 \rangle = 0$	Ring Error
TPAD = 1, DTCR = 0	Ring Error
$14 \leq \text{packet length} \leq 1514$	Ring Error
TPAD = 0, DTCR = 0	Ring Error
$60 \leq \text{packet length} \leq 1514$	Ring Error
TPAD = 0, DTCR = 1	Ring Error
$64 \leq \text{packet length} \leq 1518$	

4.6 RECEIVE DESCRIPTOR RING ENTRY

The Receive Descriptor Ring is located in host memory. It tells the DEUNA where to put received messages and reports the status of those messages to the port-driver. Refer to Figure 4-25 and Table 4-30 for bit format and bit descriptions.



TK-0078

Figure 4-25 Receive Descriptor Ring Entry Format

Table 4-30 Receive Descriptor Ring Entry Bit Descriptions

Word	Bits	Field	Description
RDRB + 0	$\langle 15:01 \rangle$	SLEN	Segment length – Number of bytes in a segment. Set by the port-driver; unchanged by the DEUNA.
RDRB + 0	$\langle 00 \rangle$	MBZ	Must be zero.
RDRB + 2	$\langle 15:01 \rangle$	SEGB	Address bits $\langle 15:01 \rangle$ of the segment pointed to by the descriptor. Written by the port-driver; unchanged by the DEUNA.
RDRB + 2	$\langle 00 \rangle$	MBZ	Must be zero.
RDRB + 4	$\langle 15 \rangle$	OWN	Port ownership – Indicates that the descriptor entry is owned by the port-driver ($=0$) or by the DEUNA ($=1$). Cleared by the DEUNA; set by the port-driver. Set by the DEUNA; cleared by the port-driver.
RDRB + 4	$\langle 13 \rangle$	FRAM	Frame Error – Indicates that the incoming packet contains a non-integer multiple of eight bits. Set by the DEUNA; cleared by the port-driver.
RDRB + 4	$\langle 12 \rangle$	OFLO	Message Overflow – The message in the buffer is longer than the maximum allowable ETHERNET packet. Data chaining was not attempted; the message was truncated to fit in the buffer. Set by the DEUNA; cleared by the port-driver.
RDRB + 4	$\langle 11 \rangle$	CRC	Cyclical Redundancy Check – Frame check error, data is not valid. This bit is not valid for maintenance operations with the DTCR not set and loopback set, because the CRC value is not checked during receive. Set by the DEUNA, cleared by the port-driver.
RDRB + 4	$\langle 10 \rangle$	Zero	
RDRB + 4	$\langle 9 \rangle$	STP	Start of packet – Set by the DEUNA; unchanged by the port-driver. Used for intra-packet data chaining.
RDRB + 4	$\langle 8 \rangle$	ENP	End of Packet – Set by the DEUNA; unchanged by the port-driver. Used for intra-packet data chaining.


Table 4-30 Receive Descriptor Ring Entry Bit Descriptions (Cont)

Word	Bits	Field	Description
RDRB + 4	$\langle 07:02 \rangle$	MBZ	Must be zero.
RDRB + 4	$\langle 01:00 \rangle$ $\langle 17:16 \rangle$	SEGB	The high order two address bits of the segment pointed to by the descriptor. Written by the port-driver; unchanged by the DEUNA.
RDRB + 6	$\langle 15 \rangle$	BUFL	Buffer length error – Packet is within the legal length, but the message does not fit within the current buffer and the DEUNA does not own the next buffer. The DEUNA has truncated the message to fit within the current buffer. Set by the DEUNA; cleared by the port-driver.
RDRB + 6	$\langle 14 \rangle$	UBTO	UNIBUS Timeout – A UNIBUS timeout was encountered while moving data into the buffer pointed to by the descriptor entry. (Refer to Section 4.9.8.) Set by the DEUNA; cleared by the port-driver.
RDRB + 6	$\langle 13 \rangle$	NCHN	No Data Chaining – When set, indicates when set that the DEUNA was in the non-data chaining mode at the time the buffer was written. The message may be truncated to fit in the single buffer. Other status information is valid. STP and ENP are also set. Written by the DEUNA; cleared by the port-driver.
RDRB + 6	$\langle 12 \rangle$	Zero	
RDRB + 6	$\langle 11:00 \rangle$	MLEN	Message length – The length in bytes of packet placed in the buffer(s). This field is valid only in the descriptor entry the ENP flag is set in. Written by the DEUNA; cleared by the port-driver.

Port Driver Checks	Resultant Error
$(RDRB + 0)\langle 00 \rangle = 0$	Ring error
$(RDRB + 2)\langle 00 \rangle = 0$	Ring error
$(RDRB + 0)\langle 07:02 \rangle = 0$	Ring error

4.7 TRANSMIT DATA BUFFER FORMAT

Transmit Data Buffers may begin on arbitrary byte boundaries. Refer to Figure 4-26 for the format of a Transmit Data Buffer starting on an even byte boundary and Figure 4-27 for a Transmit Data Buffer starting on an odd byte boundary.



TK-0046

Figure 4-26 Transmit Data Buffer Starting on an Even Byte Boundary





Figure 4-27 Transmit Data Buffer Starting on an Odd Byte Boundary

4.8 RECEIVE DATA BUFFER FORMAT

Receive Data Buffers must begin on an even byte boundary. Refer to Figure 4-28 for the Receive Data Buffer Format.



TK-9055

Figure 4-28 Receive Data Buffer Format

4.9 DEUNA OPERATION

4.9.1 Power On

When power is applied to the DEUNA, the device enters the RESET state. In this state, the DEUNA microprocessor initializes the device and executes a self-test. If the DEUNA passes the self-test and is not enabled to perform a power-up boot sequence, it enters the READY state. The characteristics of the READY state are:

- The physical address of the DEUNA equals the default physical address contained in the on-board PROM.
- The multicast address list is empty.
- The lengths of both the transmit and receive descriptor rings are zero. This indicates that ring specification is not valid.
- The mode register is clear.
- The counters are clear.
- The DEUNA responds to Port Commands.
- All incoming messages to the DEUNA are discarded, except maintenance messages processed within the internal RAM of the DEUNA.
- System ID message is transmitted approximately every 10 minutes.

The results of a failure to pass self-test by one or both of the DEUNA modules are shown in Table 4-31.

The DEUNA can distinguish between power-up INIT and software INIT, and can determine if it should execute a boot sequence if power on boot is enabled.

If the DEUNA passes the self-test and can perform the power-up boot sequence via a hardware switch, the device enters the PRIMARY LOAD STATE. Refer to Section 4.10 for a description of power-up boot operation.

Table 4-31 DEUNA Self-Test Failure Results

Failing Unit	Resultant State	Description
LINK/CABLE/TRANSCEIVER	NI HALTED	The DEUNA isolates itself from the physical channel.
POR T/UNIBUS	UNIBUS HALTED	The DEUNA does not become UNIBUS master.
LINK/PORT	NI and UNIBUS HALTED	The DEUNA does not access the channel or become UNIBUS master.
NOTE If the system UNIBUS arbitor is off, self-test will fail.		


4.9.2 Port Command Capability

The primary means of communication between the DEUNA and the Host processor is through the Port Command facility. Table 4-32 summarizes the DEUNA Port Commands. A more detailed description of the DEUNA Port Commands can be obtained by referring to Section 4.3.

The Port Command Operation uses three fields in PCSR0: The Done Interrupt (DNI) bit <11>, PCEI Error Interrupt bit <14>, and the Port Command Field bits <03:00>. Refer to Figure 4-29 for a description of the Port Command sequence.

Table 4-32 DEUNA Port Commands

Command	Description
GET PCBB	Fetch the base address of the Port Control Block.
GET COMMAND	Fetch and execute the Port Function specified in the Port Control Block.
SELF-TEST	Enter RESET State and execute Self Test.
START	Start the Reception and Transmission Processes.
STOP	Stop the Reception and Transmission Processes.
BOOT	Boot DEUNA microcode via down-line load.
POLLING DEMAND	Poll the transmit and receive rings for a new message to transmit or a new free receive buffer.




TK-9518

Figure 4-29 Port Command Sequence

4.9.3 Software Initialization

A sequence of Port Commands must be issued by the port-driver to prepare the DEUNA for datagram service. See Figure 4-30 for a description of the DEUNA Initialization Sequence.



TK-9519

Figure 4-30 DEUNA Software Initialization Sequence

4.9.4 Polling

The DEUNA maintains a set of three pointers to each transmit and receive descriptor ring. They are base, current, and next address.

- Base Address of Receive Descriptor Ring – Points to the lowest addressed receive descriptor ring entry. This pointer is a constant.
- Base Address of Transmit Descriptor Ring – Points to the lowest addressed transmit descriptor ring entry. This pointer is a constant.
- Current Address of Receive Descriptor Ring – Points to the current position in the receive ring. This pointer is a variable.
- Current Address of Transmit Descriptor Ring – Points to the current position in the transmit ring. This pointer is a variable.
- Next Address of Receive Descriptor Ring – Points to the receive descriptor entry following the Current Address pointer. This pointer is a variable.
- Next Address of Transmit Descriptor Ring – Points to the transmit descriptor entry following the Current Address pointer. This pointer is a variable.

Upon entering the RUNNING state, the current and next pointers are initialized as in Example 4-2.

Buffer acquisition is defined as the DEUNA reading the first three words of the descriptor entry: Status, Buffer Length, and Buffer Address (refer to Sections 4.5 and 4.6). If the OWN bit is set the DEUNA is said to have acquired the buffer. The DEUNA cannot acquire a buffer in which the OWN bit is clear.

Buffer release is defined as the DEUNA writing third and fourth word of a descriptor entry (refer to Sections 4.5 and 4.6) and clearing the OWN bit. The DEUNA may not write a descriptor entry or the buffer it points to without first acquiring it .

```
BEGIN
  Current Address := Base Address;
  Next Address := Base Address;
END;
```

Advancing to the next entry is defined as follows:

```
BEGIN
  Current Address := Next Address;
  IF Next Address := last entry in the ring
    THEN Next Address := Base Address
    ELSE Next Address := Next Address + word length of entry
END;
```

Example 4-2 Ring Pointer Initialization

4.9.4.1 Receive Polling – Receive polling is the DEUNA acquiring free buffers on the receive descriptor ring, writing packet data into the buffers, writing status into the descriptor entry, and advancing to the next entry on the ring.

The DEUNA never advances its Current Address pointer beyond a descriptor entry it has not acquired.

The DEUNA always tries to acquire one free buffer in anticipation of incoming messages. The DEUNA performs receive polling under the following conditions.

- Immediately after being placed in the RUNNING state.
- In response to a Polling Demand port command in the RUNNING state when the DEUNA has not acquired a free buffer.
- The DEUNA has received a message and has not acquired a free buffer.
- The DEUNA is writing a buffer pointed to by the current descriptor ring entry and has not acquired the next buffer.
- The DEUNA has written a complete message to the receive descriptor ring and has not acquired a new buffer.

If the message to be written to the receive ring is larger than the buffer the DEUNA has acquired for it, the DEUNA attempts to chain that buffer and sequential buffers together to build the message. (Buffer chaining must be enabled by writing to the mode register; see Section 4.4.8.) The STP flag is set by the DEUNA in the first descriptor entry; the ENP flag is set in the last descriptor entry to delimit the message.

While in data chaining mode, the DEUNA tries to acquire the next buffer before releasing the current buffer. In doing so, the DEUNA is guaranteed an entry in which to report status should the DEUNA run out of buffers. The DEUNA always sets the ENP flag in the last buffer it releases for a message. The DEUNA only writes status into the entry in which the ENP flag is set. (Status is only valid in the entry in which the DEUNA sets the ENP flag.) The DEUNA writes a maximum of one packet in any one buffer.

4.9.4.2 Transmit Polling – Transmit polling is the DEUNA searching the transmit ring, finding and building messages from it, and reporting the status of the attempted transmission. The DEUNA must be in the RUNNING state for it to poll. The port driver directs the DEUNA to do transmit polling by issuing the PDMD port command only. Once the DEUNA starts polling the transmit ring, it continues in sequential order until it finds an entry in which the OWN bit is clear. At that time, transmit polling is suspended until it is reinitiated by the port driver issuing the PDMD port command.

The transmit polling sequence is as follows:

1. The DEUNA is in the RUNNING state and the port driver issues the PDMD port command.
2. After a conditional poll of the receive descriptor ring, the DEUNA reads the current entry of the transmit descriptor ring. If the DEUNA is performing the first poll after entering the RUNNING state, it starts at the base address of the transmit ring.
3. If the OWN bit is not set, indicating that the DEUNA does not own the descriptor entry, the DEUNA suspends transmit polling.
4. If the OWN bit is set, but the STP bit is not set (indicating that the DEUNA owns the entry, but the entry is not the beginning of a message) the DEUNA reads data in, steps to the next descriptor entry, and tests the OWN bit.
5. If the OWN bit is set and the STP bit is set, indicating that the DEUNA has found the beginning of a message, the DEUNA reads the buffer into its internal buffer.
 - If the ENP bit is also set in the entry in which the STP bit was set, indicating that the entire message is contained in the buffer, the DEUNA attempts transmission, writes the status into the entry, and clears the ownership bit.
 - Data chaining occurs if the ENP bit is not set in the entry in which the STP bit was set. Before clearing the ownership bit of the current entry, the DEUNA looks ahead to the next entry. If the DEUNA owns the next entry, it clears the current entry. The next entry now becomes the current entry, the data in the buffer is appended to the internal DEUNA buffer, and the test for ENP is repeated.

This procedure is repeated until the ENP flag is found or an error is encountered. Transmission does not begin until the entire message is resident in the DEUNA internal memory. After transmission is attempted, the DEUNA writes the appropriate status into the last entry it has acquired and clears the ownership bit.

- If, while in the transmit data chaining mode, the DEUNA encounters a situation that prevents acquisition of the entire message, or the message is found to be too large, the DEUNA writes status into the current entry it owns and clears the OWN bit.
6. The DEUNA repeats this procedure until it finds an entry it does not own, which causes transmit polling to cease.

4.9.5 Datagram Reception

Messages arrive at the DEUNA asynchronously. Upon receipt, the DEUNA strips the preamble as it searches for the start bit. After finding the start bit, the DEUNA compares the next six bytes against its table of addresses. If the address comparison is not successful, the DEUNA ignores the message. If the address comparison is successful, the DEUNA stores the message in internal memory. If the message is shorter than 64 bytes, the DEUNA purges internal memory and retains no status of the message. Messages longer than 64 bytes are reported to the ring descriptors.

4.9.6 Datagram Transmission

After acquiring and building a transmit packet in link memory, the DEUNA attempts transmission. The DEUNA transmits only after an interpacket gap has elapsed (during which it sees no activity on the wire). The format of the outbound data stream is given in Table 4-33.

If a collision occurs during transmission, the DEUNA aborts the transmission, performs a “collision jam,” reschedules based upon the truncated binary backoff algorithm, and retransmits. The DEUNA will attempt up to 16 transmissions per message.

Table 4-33 Format of an ETHERNET Data Packet

Message Part	Length (bytes)	Source
Preamble/Start bit	8	DEUNA
Destination Address	6	Data Buffer
Source Address	6	DEUNA
Type	2	Data Buffer
Data	46-1500	Data Buffer
CRC	4	DEUNA (optional)

4.9.7 Parameter Alteration

The DEUNA responds to all Port Functions in the READY state. The ability of the DEUNA to respond to Port Functions while in the RUNNING state varies with the specific function. Table 4-34 summarizes the impact of the DEUNA executing Port Functions while in the RUNNING state.

Table 4-34 RUNNING State Parameter Alteration Impact Summary

Function Code	Function Description	Impact*
0	No Operation	None
1	Load and Start Microaddress	Port
2	Read Default Physical Address	None
3	No Operation	None
4	Read Physical Address	None
5	Write Physical Address	Link
6	Read Multicast Address List	None
7	Write Multicast Address List	Link
10	Read Ring Format	None
11	Write Ring Format	Port
12	Read Counters	None
13	Read and Clear Counters	None
14	Read Mode	None
15	Write Mode	Link
16	Read Port Status	None
17	Clear Port Status	None
20	Dump Internal Memory	None
21	Load Internal Memory	Port
22	Read Load Server Address	None
23	Write Load Server Address	None
24	Read System ID Parameters	None
25	Write System ID Parameters	None

* Impact:

1. None – There is no disturbance to the receive or transmit packet throughput. Response to this Port Function is solely a matter of microprocessor workload.
2. Link – Response to these Port Functions require the DEUNA to temporarily disengage from the NI while the Link is being modified.
 - Reception – All message activity during the Link modification time is ignored. Messages that completed prior to Link modification time and resident in the DEUNA internal packet buffers are not discarded during Link modification.
 - Transmission – Any message being currently transmitted completes before the DEUNA disengages the link.
3. Port – The DEUNA should not be issued these Port Functions while in the RUNNING state. The DEUNA will execute a No Operation if issued one of these functions in the RUNNING state and set the PCEI bit of PCSR0.

4.9.8 Suspension of Operation – Port Command

Suspension of DEUNA operation occurs when the DEUNA is issued a STOP Port Command while in the RUNNING state. When the DEUNA receives a STOP Port Function:

1. Any single transmission scheduled from the descriptor ring in the process of transmission is allowed to complete.
2. All descriptor ring and buffer reads and writes stop.
3. All incoming packets are discarded, except for maintenance messages.

NOTE

While the DEUNA is in the running state, datagram service is suspended for the following UNIBUS error conditions.

- **Port Command UNIBUS Timeout**
- **Transmit Ring Error UNIBUS Timeout**
- **Receive Ring Error UNIBUS Timeout**

Before restarting datagram service, the port driver must remove the DEUNA from the running state by issuing a STOP port command.

4.9.9 Restart of Operation

The DEUNA operation restarts when the DEUNA is issued a START Port Command following a STOP Port Command. If no Port Functions have been executed which alter the internal state of the DEUNA, the following parameters remain intact from suspension to restart.

- Physical Address
- Multicast Address List
- Ring Format
- Mode
- Counters
- Status Register

The DEUNA retains no state information about descriptor ring entries; it owns no buffers after a restart. The Current Address pointers are set to the Base Addresses of the rings after a restart.

4.9.10 DEUNA States

4.9.10.1 DEUNA State Related Functions – The DEUNA functions may be summarized as follows.

- **Command Response** – The ability of the DEUNA to receive and execute Port Commands from the UNIBUS conductor.
- **Datagram Service** – The ability of the DEUNA to transmit and receive packets between the NI and the buffers in UNIBUS memory using ring structures for communication between the DEUNA and the Host CPU.
- **Counters** – The ability of the DEUNA to maintain counter information relating to the activity on the NI.
- **Loop Service** – The ability of the DEUNA to receive and transmit special Loop packets independent of the port-driver.
- **Remote Console** – The ability of the DEUNA to recognize the Request ID and Boot message and to generate the System ID message independent of the port-driver. The Boot message is honored only if the DEUNA is Remote Boot Enabled.
- **Down-Line Load Service** – The ability of the DEUNA to generate the Program Request message and recognize the Memory Load with Transfer Address message independent of the port-driver.

Table 4-35 summarizes the functions enabled in DEUNA states.

Table 4-35 DEUNA State Function Summary

STATE	Command Response	Datagram Service	Counters	Loop Service	Remote Console	Down-Line Load Service
RESET	D	D	D	D	D	D
PRIMARY LOAD	D	D	E	E	E	E
READY	E	D	E	E	E	E
RUNNING	E	E	E	E	E	E
UNIBUS HALTED	D	D	E	E	E	E
NI HALTED	E	D	D	D	D	D
NI AND UNIBUS HALTED	D	D	D	D	D	D

D = FUNCTION DISABLED

E = FUNCTION ENABLED

4.9.10.2 DEUNA State Transition – Table 4-36 summarizes the events that cause the DEUNA to make a transition from one state to another.

Table 4-36 DEUNA State Transition

From State	Transition Event	To State
Reset State	Power up	Reset State
	Self-Test Successful	Ready State
	Power Up Flag set and Remote Boot Enable Switch set	Primary Load State
	Self-Test Failure – Link Module	NI Halted State
	Self-Test Failure – Port or Port/Link Module	NI and UNIBUS Halted State
Primary Load State	Bus Init, Port Driver Reset	Reset State
	Successful Boot	State determine by down-line loaded microcode
	Unsuccessful System Boot	Primary Load State
	Fatal UNIBUS Error	UNIBUS Halted State
	Fatal NI Error	NI Halted State
	Fatal Internal Error	NI and UNIBUS Halted State
	Bus Init, Port Driver Reset	Reset State
	Successful Communications Processor Boot	READY State
	Memory Load Timeout on Communications Processor Boot	READY State

Table 4-36 DEUNA State Transition (Cont)

From State	Transition Event	To State
Ready State	Start Command	Running State
	Boot Command, Boot Message, and Remote Boot Enable Switch Set	Primary Load State
	Fatal UNIBUS Error	UNIBUS Halted State
	Fatal NI Error	NI Halted State
	Fatal Internal Error	NI and UNIBUS Halted State
	Bus Init, Port Driver Reset	Reset State
	Stop Command	Ready State
Running State	Boot Command, Boot Message, and Remote Boot Enable Switch set	Primary Load State
	Fatal UNIBUS Error	UNIBUS Halted State
	Fatal NI Error	NI Halted State
	Fatal Internal Error	NI and UNIBUS Halted State
	Bus Init, Port Driver Reset	Reset State
	Boot Message and Remote Boot Enable Switch set	Primary Load State
	Fatal NI Error, Fatal Internal Error	NI and UNIBUS Halted State
UNIBUS Halted State	Bus Init, Port Driver Reset	Reset State

Table 4-36 DEUNA State Transition (Cont)

From State	Transition Event	To State
NI Halted State	Fatal UNIBUS Error, Fatal Internal Error	NI and UNIBUS Halted State
	Bus Init, Port Driver Reset	Reset State
NI and UNIBUS Halted State	Bus Init, Port Driver Reset	Reset State

4.9.10.3 DEUNA State Information Retention – Table 4-37 summarizes the state of the internal information retained or reset by the DEUNA when making a transition from one state to another.

Table 4-37 State Information Retention Summary

From State	To State(s)	Status of Internal State
Reset State	Primary Load State, Ready State, UNIBUS Halted State, NI Halted State	Reset: Ring Formats Counters Physical Address Multicast Address List Mode Register Status Register Ring pointers Internal Memory Load Server Address System ID PCSR(s)
Primary Load State		State information retained is a function of the down-line loaded microcode that is executing.
Ready State	Primary Load State, Running State, UNIBUS Halted State, NI Halted State	Retained: Ring Formats Counters Physical Address Multicast Address List Mode Register Status Register Ring pointers Internal Memory Load Server Address System ID PCSRs
		Reset: Ring Pointers

Table 4-37 State Information Retention Summary (Cont)

From State	To State(s)	Status of Internal State
Running State	Primary Load State, Ready State, UNIBUS Halted State, NI Halted State	Retained: Ring Formats Counters Physical Address Multicast Address List Mode Register Status Register Ring pointers Internal Memory Load Server Address System ID PCSRs
UNIBUS Halted State	Primary Load State, NI and UNIBUS Halted State	Retained: Ring Formats Counters Physical Address Multicast Address List Mode Register Status Register Internal Memory Load Server Address System ID PCSRs
NI Halted State	NI and UNIBUS Halted State	Retained: Ring Formats Counters Physical Address Multicast Address List Mode Register Status Register Internal Memory Load Server Address System ID PCSRs

4.10 EXCEPTIONAL OPERATIONS


4.10.1 Channel Loopback

The ROM-based microcode of the DEUNA supports Channel Loopback independent of the port-driver. Loopback messages are recognized by the DEUNA as having the unique Loopback value in the type field and either the physical address of the DEUNA or the broadcast address in the destination address field. Refer to Figure 4-31 and Table 4-38 for the Loopback Message format and description. Messages with multicast addresses other than broadcast are not checked by the DEUNA for the Loopback type. They are treated as normal datagrams in the Running State only.

There are two types of Loopback messages: Forward and Reply. The Loopback type is determined by the Function field within the message header.

- **Forward** – Forward messages are transmitted by the DEUNA, but are not placed on the receive descriptor ring.
- **Reply** – Reply messages are placed on the receive descriptor ring, but are not transmitted.

Refer to Figure 4-32 for a detailed description of DEUNA Loopback processing.




TK-9054

Figure 4-31 Loop Message Format


Table 4-38 Loopback Message Field Descriptions

Field	Length (Bytes)	Description
DESTINATION ADDRESS	6	INBOUND – The physical address of the DEUNA, or the broadcast address OUTBOUND – The forward address
SOURCE ADDRESS	6	INBOUND – The physical address of the loop requesting station OUTBOUND – The physical address of the DEUNA
TYPE	2	The Loop test message type Value = (0060) 60-00 hex
SKIP COUNT	2	INBOUND – The offset of the Function field OUTBOUND – The offset plus 8
OCTETS TO SKIP	8n	Encapsulated loop header information (n = 0 to 186)
FUNCTION	2	Reply, value = (0001) 01-00 hex Forward, value = (0002) 02-00 hex
FORWARD ADDRESS	6	The physical address the inbound message is to be sent to (This field does not exist for a reply message.)
LOOP DATA	36 to 1490-8n	The Loop test data
CRC	4	INBOUND – Block check character OUTBOUND – DEUNA appended block check character



TK-9517

Figure 4-32 Loopback Message Processing Flow (Sheet 1 of 2)



TK-9516

Figure 4-32 Loopback Message Processing Flow (Sheet 2 of 2)

4.10.2 Remote Console and Down-Line Load

The DEUNA ROM-based microcode Remote Console Server supports the following messages:

- Request ID (Inbound to the DEUNA)
- System ID (Outbound from the DEUNA)
- Boot (Inbound to the DEUNA)

In addition, the following two dump/load type messages, associated with Boot, are supported by the DEUNA ROM-based microcode:

- Program Request (Outbound from the DEUNA)
- Memory Load with Transfer Address (Inbound to the DEUNA)

The DEUNA Remote Console Server may be off or disabled. The ROM-based microcode of the DEUNA only supports the ID and Boot functions of the Remote Console. When it is off, the DEUNA will not honor the Request ID or Boot messages. The DEUNA Remote Console Server is off under the following conditions:

- Reset State
- NI Halted State
- NI and Unibus Halted State
- DMNT (Disable Maintenance Message) bit in the mode register is set
- DTCT (Disable Transmit CRC) bit in the mode register is set

The degree of Boot capability of the DEUNA Remote Console Server in the Primary Load, Ready, Running, and UNIBUS Halted States depends on two on-board switches: the Boot Select Switches. Table 4-39 summarizes the Boot select capability of the DEUNA.


Table 4-39 Boot Select Capability of the DEUNA

Boot Select Switches (M7792)		
BOOT SEL 1	BOOT SEL 0	Boot Option
ON	ON	Remote Boot Disabled <ul style="list-style-type: none"> • Enabled <ul style="list-style-type: none"> Port Command System Boot • Disabled <ul style="list-style-type: none"> Remote Comm Processor Boot Remote System Boot – Remote Load Remote System Boot – Boot ROM Power Up Boot
OFF	ON	Remote Boot with System Load <ul style="list-style-type: none"> • Enabled <ul style="list-style-type: none"> Port Command System Boot Remote Comm Processor Boot Remote System Boot – Remote Load • Disabled <ul style="list-style-type: none"> Remote System Boot – Boot ROM Power Up Boot
ON	OFF	Remote Boot with ROM <ul style="list-style-type: none"> • Enabled <ul style="list-style-type: none"> Port Command System Boot Remote Comm Processor Boot Remote System Boot – Boot ROM • Disabled <ul style="list-style-type: none"> Remote System Boot – Remote Load Power Up Boot
OFF	OFF	Remote Boot with Power Up Boot and System Load <ul style="list-style-type: none"> • Enabled <ul style="list-style-type: none"> Port Command System Boot Remote Comm Processor Boot Remote System Boot – Remote Load Power Up Boot • Disabled <ul style="list-style-type: none"> Remote System Boot – Boot ROM

Boot Options are as follows:

- **Port Command System Boot** – Result of a Boot Port Command. The DEUNA executes a procedure that down-line loads the system secondary loader into DEUNA WCS microcode. Note that a Port Command Boot is always honored while the DEUNA is in the Ready state.
- **Remote Comm Processor Boot** – Boot message that down-line loads the DEUNA WCS.
- **Remote System Boot** – Remote Load – Result of a Boot message. The DEUNA halts the system and executes a procedure that down-line loads the system secondary loader into DEUNA WCS microcode.
- **Remote System Boot** – Boot ROM – Result of a Boot message. The DEUNA forces the system boot by invoking the system Boot ROM. (The system Boot ROM is not resident on the DEUNA.)
- **Power Up Boot** – Result of system power up. The DEUNA halts the system and executes a procedure that down-line loads the system secondary loader into DEUNA WCS microcode.

The DEUNA honors the Request ID message by sending a System ID message to the requesting station. Refer to Figure 4-33 and Table 4-40 for Request ID Message format and field descriptions. Refer to Figure 4-34 and Table 4-41 for System ID Message formats and field descriptions.



TK-9053

Figure 4-33 Request ID Message Format


The DEUNA also sends a System ID message every eight to ten minutes to the Remote Console Service Multicast address. The Boot message is ignored when the Remote Console Server is Boot Disabled.

When Remote Boot is enabled, the DEUNA honors the Request ID message and sends the System ID message as it does when Boot Disabled. In addition, the DEUNA honors the Boot message by entering the Primary Load State.

If Remote Boot is disabled and the DEUNA is in the Running state, the Boot message is passed to the port-driver as part of the normal datagram service.

Table 4-40 Request ID Message Field Descriptions

Field	Length (Bytes)	Description
DESTINATION ADDRESS	6	The physical address of the DEUNA
SOURCE ADDRESS	6	The physical address of the requesting station
TYPE	2	The Remote Console type Value = (0260) 60-02 hex
CHARACTER COUNT	2	The number of bytes following the character count field less pad data and CRC Value = 04 hex
CODE	1	The function code for the Request ID message Value = 05 hex
PAD OF ZERO	1	Value = 00 hex
RECEIPT NUMBER	2	A receipt number to identify the request
PAD DATA	43	Pad characters, anything to pad the message out to 64 bytes
CRC	4	Incoming block check character



TK-9052

Figure 4-34 System ID Message Format


Table 4-41 System ID Message Field Descriptions

Field	Length (Bytes)	Description
DESTINATION ADDRESS	6	The physical address of the ID requesting station or the Remote Console Service Multicast address Remote Console Service Multicast address value = AB-00-00-02-00-00 hex (00AB) (0200) (0000)
SOURCE ADDRESS	6	The physical address of the UNA
TYPE	2	The Remote Console type Value = (0260) 60-02 hex
CHARACTER COUNT	2	The number of bytes following the character count field less pad data and CRC. Value = (001C) 1C-00 to (00AE) AE-00 hex
CODE	1	The function code for the System ID message Value = 07 hex
PAD OF ZERO	1	Value = 00 hex
RECEIPT NUMBER	2	A receipt number of identify the request
MOP VERSION – TYPE	2	Value = (0001) 01-00 hex
MOP VERSION – LENGTH	1	Value = 03 hex
MOP VERSION – VERSION	1	Value = 03 hex
MOP VERSION – ECO	1	Value = 00 hex

Table 4-41 System ID Message Field Descriptions (Cont)

Field	Length (Bytes)	Description
MOP VERSION – USER ECO	1	Value = 00 hex
FUNCTION – TYPE	2	Value = (0002) 02-00 hex
FUNCTION – LENGTH	1	Value = 02 hex
FUNCTION – VALUE 1	1	Value = 05 hex, the maintenance functions supported; Loop, Primary Loader Value = 15 hex, the maintenance functions supported, Loop, Primary Loader, Boot
FUNCTION – VALUE 2	1	Value = 00 hex
HARDWARE ADDRESS – TYPE	2	Value = (0007) 07-00 hex
HARDWARE ADDRESS – LENGTH	1	Value = 06 hex
HARDWARE ADDRESS – VALUE	6	The default physical address of the DEUNA
DEVICE – TYPE	2	Value = (0064) 64-00 hex
DEVICE – LENGTH	1	Value = 01 hex
DEVICE – VALUE	1	Value = 01 hex (DEUNA device code)
PAD/PARAMETERS	16-146	Additional parameters supplied by port-driver through the Write System ID port command. If not supplied, zeros are added by the DEUNA to pad the message out to 64 bytes.
CRC	4	Outgoing block check character

4.10.2.1 Remote Boot – Incoming Boot messages invoke procedures within the DEUNA to down-line load DEUNA microcode solely, referred to as Comm Processor Boot and System Boot. System Boots initiated from a remote node may be from the Host system resident Boot ROM or from a Secondary loader down-line loaded into the DEUNA WCS. Refer to Figure 4-35 and Table 4-42 for the Boot message format and field descriptions.



TK-9051

Figure 4-35 Boot Message Format

Table 4-42 Boot Message Field Descriptions

Field	Length (Bytes)	Description
DESTINATION ADDRESS	6	The physical address of the DEUNA.
SOURCE ADDRESS	6	The physical address of the requesting station
TYPE	2	The Remote Console type Value = (0260) 60-02 hex
CHARACTER COUNT	2	The number of bytes following the character count field less pad data and CRC. Value = (000C) 0C-00 hex
CODE	1	The function code for the Boot message. Value = 06 hex.
VERIFICATION	8	The code to be compared against the port-driver supplied verification code. The codes must match before the DEUNA will honor the boot. If the DEUNA has not been supplied with a verification code by the port-driver or supplied with a code of 0, the DEUNA accepts any value in the boot message verification field.
PROCESSOR	1	Value = 00 hex; System boot, enter the Primary Load state. Value = 01 hex; Boot the DEUNA, enter the Primary Load state.
CONTROL	1	Value = 00 hex; Boot from the system default. Value = 01 hex; Boot from the requesting system.
SOFTWARE ID	1	Value = 00 hex; No ID. Value = FF hex; Operating system. Value = FE hex; Diagnostics.
PAD DATA	32	Pad characters, anything to pad the message out to 64 bytes.
CRC	4	Incoming block check character.


In response to a Boot message, the DEUNA performs the following.

1. A message with remote console type value in its type field and the boot value in the code field is received into a DEUNA buffer.
2. If the Remote Console Server is off, the message is discarded.
3. If the CRC is bad and the DEUNA is in the running state, the message is treated as a normal datagram and boot processing stops. If the CRC is bad and the DEUNA is not in the running state, the message is discarded and boot processing stops; otherwise, boot processing continues.
4. If the DEUNA is in the Primary Load State, executing Loop 1 of the Primary Loader, the message is discarded. See Primary Loader Section 4.10.2.4 for details.
5. If the character count, processor, control, and software ID fields are within the expected limits, boot processing continues. Otherwise, boot processing stops and the message is discarded.
6. If the Boot Select Switches are configured to allow remote boot, processing continues. Otherwise, the boot message is discarded.
7. The DEUNA compares the verification code in the boot message to the verification code supplied by the port command. Refer to Section 4.4.11 for a description of the Write System ID Port command. If they match, processing continues. If the DEUNA has not been supplied with a verification code by a port command, or the DEUNA has been supplied with a verification code of value 0, then any incoming verification code will suffice and processing continues. Otherwise, the boot message is discarded.
8. The DEUNA decodes the Processor field of the Boot message to determine if the Comm or System Processor is to be booted.
9. If the system processor is to be booted, the setting of the boot select switches determines the action taken by the DEUNA.
 - a. If the boot switches are configured to allow a boot from the system boot ROM, the DEUNA does the following.
 - Asserts ACLO (causing a system power fail trap).
 - Blocks UNIBUS INIT to itself.
 - Discards any incoming boot messages for 40 seconds.
 - Makes a transition to the READY state.

- b. If the boot switches are configured so that a boot from the system boot ROM is NOT allowed, or the Comm Processor is to be booted, the DEUNA does the following.
 - The DEUNA enters the Primary Load State.
 - If the Comm Processor is to be booted and the DEUNA had not been in the Primary Load State previously, the DEUNA sets the USCI bit of PCSR0.
 - If the system processor is to be booted, the DEUNA does the following.
 - Loads the following program into system memory:

2/	777
4/	PCSR0 ADDRESS
6/	0
10/	12
12/	0
14/	16
16/	0
20/	22
22/	0
24/	30
26/	340
30/	012706
32/	1000
34/	762

- Asserts ACLO to halt system processor via a powerfail trap. The DEUNA blocks UNIBUS INIT to itself.
- The DEUNA forms a program request message. Refer to Figure 4-36 and Table 4-43 for the format of the program request message and field descriptions.
- The DEUNA copies the Software ID field of the boot message into the Software ID field of the Program Request message.
- If the value 1 is found in the Control field of the Boot message, the DEUNA transfers the address in the Source Address field of the Boot message to the Destination Address field of the Program Request message. If the value 0 is found in the Control field of the Boot message, the DEUNA Load Server Address is written into the Destination Address field of the Program Request message. The DEUNA Load Server Address is supplied by a Port Command. Refer to Section 4.4.12. If the Port Command has not been issued, the DEUNA uses the Load Assistant Multicast Address.
- After the DEUNA completes the formation of the Program Request message, it executes the Primary Loader. See Primary Loader subsection (4.10.2.4).



TK-9050

Figure 4-36 Program Request Message Format

Table 4-43 Program Request Message Field Descriptions

Field	Length (Bytes)	Description
DESTINATION	6	The address supplied by the Write Load Server Port Function. The default address is the Load Assistant Multicast address. Load Assistant Multicast address value = AB-00-00-01-00-00 hex. (00AB) (0001) (0000)
SOURCE ADDRESS	6	The physical address of the DEUNA
TYPE	2	The Dump/Load type Value = (0160) 60-01 hex
CHARACTER COUNT	2	The number of bytes following the character count field less pad data and CRC. Value = (001D) 1D-00 hex to (00AF) AF-00 hex
CODE	1	Value = 08 hex
DEVICE TYPE	1	The device type DEUNA Value = 01 hex
FORMAT VERSION	1	Value = 01 hex
PROGRAM TYPE	1	Value = 00 hex DEUNA microcode
PROCESSOR	1	Value = 00 hex; System boot, enter the Primary Load state. Value = 01 hex; Boot the DEUNA, enter the Primary Load state.
MOP VERSION – TYPE	2	Value = (0001) 01-00 hex
MOP VERSION – LENGTH	1	Value = 03 hex
MOP VERSION – VERSION	1	Value = 03 hex

Table 4-43 Program Request Message Field Descriptions (Cont)

Field	Length (Bytes)	Description
MOP VERSION – ECO	1	Value = 00 hex
MOP VERSION – USER ECO	1	Value = 00 hex
FUNCTION – TYPE	2	Value = (0002) 02-00 hex
FUNCTION – LENGTH	1	Value = 02 hex
FUNCTION – VALUE 1	1	Value = 05 hex
		Value = 15 hex. The maintenance functions supported; Loop, Primary Loader, Boot.
FUNCTION – VALUE 2	1	Value = 00 hex
HARDWARE ADDRESS – TYPE	2	Value = (0007) 07-00 hex
HARDWARE ADDRESS – LENGTH	1	Value = 06 hex
HARDWARE ADDRESS – VALUE	6	The physical address of the DEUNA
DEVICE – TYPE	2	Value = (0064) 64-00 hex
DEVICE – LENGTH	1	Value = 01 hex
DEVICE - VALUE	1	The DEUNA device code Value = 01 hex
PAD/PARAMETERS		The set of additional parameters supplied by port-driver through the Write System ID port command. If not supplied, zeros are added by the DEUNA to pad the message out to 64 bytes.
CRC	4	DEUNA generated block check character.

4.10.2.2 Local Boot – The following is the DEUNA operation in response to a Boot Port command.

1. The DEUNA receives the Boot Port Command. If the DEUNA is not already in the Primary Load State, it enters it and sets the DNI bit of PCSR0.
2. The DEUNA forms a Program Request message.
 - The DEUNA writes the Software ID value of the System ID parameter List into the Software ID field of the Program Request message.
 - The DEUNA Load Server Address is written into the Destination Address field of the Program Request message. The DEUNA Load Server Address is supplied by a Port Command. If the Port Command has not been issued, the DEUNA uses the Load Assistant Multicast Address.
3. After the DEUNA completes the formation of the Program Request message, it executes the Primary Loader. See Section 4.10.2.4 for details.

Note that the DEUNA does not attempt to halt the system processor for a Boot on Port Command. It is assumed the system processor will be in the appropriate action after issuing the Port Command.

4.10.2.3 Boot on Power Up – The following is the DEUNA operation in response to a Power Up.

1. The DEUNA enters the Reset State upon Power Up, UNIBUS INIT, device Reset, or the Self-Test port command.
2. The DEUNA compares the footprint of the WCS to detect Power Up. If the footprint compares, indicating not a true power on condition, the DEUNA continues in the Reset State but does not execute the self-test. If footprint does not compare, indicating a true power on condition, the DEUNA does the following:
 - The DEUNA writes the footprint.
 - The DEUNA Tests the Boot Select Switch settings. If Power-up Boot is not selected, the DEUNA continues in the reset State and executes the self-test. If Power-up Boot is selected, the DEUNA does the following:
 - a. The DEUNA enters the Primary Load State.

- b. The DEUNA loads the following program in system memory:

2/	777
4/	PCSR0 ADDRESS
6/	0
10/	12
12/	0
14/	16
16/	0
20/	22
22/	0
24/	30
26/	340
30/	012706
32/	1000
34/	762

- c. The DEUNA asserts UNIBUS ACLO to halt the system processor through the Powerfail trap. The DEUNA blocks UNIBUS INIT to itself.
- d. The DEUNA forms a Program Request message.
- Writes the value – 1 into the Software ID field of the Program Request message.
 - The Load Assistant Multicast Address is written into the Destination Address field of the Program Request message.
 - After the DEUNA completes the formation of the Program Request message, it executes the Primary Loader. Refer to Section 4.10.2.4.


4.10.2.4 Primary Load State – The Primary Load State of the DEUNA provides for communication processor boot (down-line load of DEUNA Writable Control Store (WCS) based microcode) and system boot. The DEUNA enters the Primary Load State under three possible conditions.

1. Reception of an error-free Boot message. The Remote Console Server is not off and the DEUNA Boot select switches are configured to honor the Boot message.
2. The Remote Console Server is not off and a Boot Port command is received from the Port Driver.
3. The Remote Console Server is not off following a successful powerup and the DEUNA Boot Select switches are configured to allow power-up boot.

Once the DEUNA has entered the Primary Load State, it performs the following.

1. Transmits the Program Request message described under Sections 4.10.2.1 – 4.10.2.3.
2. Waits for a Memory Load with Transfer Address message.

3. If, after five seconds, the DEUNA has not received a correct Memory Load with Transfer Address message, it retransmits the Program Request message. This procedure is repeated for eight transmissions of the Program Request message. During this time, any incoming Boot message is discarded. This is Loop 1 of the Primary Loader. Loop 1 of the Primary Loader is executed regardless of retry faults (collision on 16 attempts).
4. If after eight timeouts no correct Memory Load with Transfer Address message is received, the DEUNA takes the following action.
 - If it entered the Primary Load State in response to a Boot message to boot the comm processor, it exits the Primary Load State, enters the Ready State, and sets the USCI bit of PCSR0.
 - If it entered the Primary Load State in response to a Boot message to boot the system processor, in response to a Boot Port Command, or in response to a Power-Up Boot, the DEUNA does the following.
 - Writes the Software ID field to value 0 and the Destination Address field with the Load Assistant Multicast Address in the Program Request message and transmits it.
 - Waits for approximately 40 seconds to receive the Memory Load with Transfer Address message. If it does not receive it, the DEUNA retransmits the Program Request message every 30 seconds until it does receive it. During this time, the DEUNA honors any incoming Boot message. This wait and retransmit time is Loop 2 of the Primary Loader. Loop 2 of the Primary Loader is executed regardless of retry faults.
5. The DEUNA receives the Memory Load with Transfer Address message. If the message is error free, the message is accepted. Refer to Figure 4-37 and Table 4-42 for Memory Load with Transfer Address Message Format and Field descriptions.
6. The DEUNA Loads the data image of the Memory Load with Transfer Address message into its WCS starting at the load address supplied with the message.
7. If the Memory Load with Transfer Address message was received to boot the Comm Processor, the DEUNA enters the Ready State and sets the USCI bit of PCSR0.
8. The DEUNA starts executing microinstructions at the transfer address supplied by the Memory Load with Transfer Address message.



TK-9079

Figure 4-37 Memory Load with Transfer Address Message Format

**Table 4-44 Memory Load With Transfer Address Message
Field Descriptions**

Field	Length (Bytes)	Description
DESTINATION ADDRESS	6	Physical address of the DEUNA.
SOURCE ADDRESS	6	Physical address of the Load Server
TYPE	2	The Dump/Load type Value = (0160) 60-01 hex
CHARACTER COUNT	2	Number of bytes following the character count field less pad data and CRC Value = (002C) 2C-00 to (05DA) DA-05 hex
CODE	1	Value = 00 hex
LOAD NUMBER	1	Value = 00 hex
LOAD ADDRESS	4	DEUNA microstore load address for storage of the data image
DATA IMAGE	34 – 1488	Image to be stored in memory
TRANSFER ADDRESS	4	DEUNA microstore starting address of the data image
CRC	4	Received block check character


APPENDIX A FLOATING DEVICE ADDRESSES AND VECTORS

A.1 FLOATING DEVICE ADDRESSES

UNIBUS addresses from 760010 through 763776 are floating device addresses, (see Figure A-1). They are used as register addresses for communication devices interfacing with a PDP-11 or VAX-11 system.

NOTE

Some devices are not supported by VAX-11/780.



MK-2190

Figure A-1 UNIBUS Address Map

To assign these addresses, a gap of 10_8 must be left between the last address of one device type and the first address of the next device type. The first address of the next device type must start on a module 10_8 boundary. The 10_8 gap must also be left for uninstalled devices that are skipped in the priority ranking list (see Table A-1). Multiple devices of the same type must be assigned contiguous addresses. Device types already in the system may need to be reassigned to make room for additional ones.

Table A-1 Floating Device Address Ranking Sequence

Rank	Option	Decimal Size	Octal Modulus
1	DJ11	4	10
2	DH11	8	20
3	DQ11	4	10
4	DU11, DUV11	4	10
5	DUP11	4	10
6	LK11A	4	10
7	DMC11/DMR	4	10 (DMC before DMR)
8	*DZ11/DZV11, DZS11/DZ32	4	10 (DZ11 before DZ32)
9	KMC11	4	10
10	LPP11	4	10
11	VMV21	4	10
12	VMV31	8	20
13	DWR70	4	10
14	RL11, RLV11	4	10 (after first)
15	LPA11-K	8	20 (after first)
16	KW11-C	4	10
17	Reserved	4	10
18	RX11/RX211 RXV11/RXV21	4	10 (after first) (RX11 before RX211)
19	DR11-W	4	10
20	DR11-B	4	10 (after second)
21	DMP11	4	10
22	DPV11	4	10
23	ISB11	4	10
24	DMV11	8	20
25	DEUNA	4	10 (after first)
26	UDA50	2	4 (after first)
27	DMF32	16	40
28	DMS11	6	20
29	VS100	8	20

* DZ11-E and DZ11-F are treated as two DZ11s.

A.2 FLOATING VECTOR ADDRESSES

UNIBUS addresses from 300 to 777 are floating vector addresses. They are used for communication devices interfacing with a PDP-11 or VAX-11 system.

NOTE

Some devices are not supported by the VAX-11/780 system. Vector size is determined by the device type.

There are no gaps in floating vectors unless required by physical hardware restrictions. In data communications devices, the receive vector must be on a zero boundary; the transmit vector must be on a 4(8) boundary.

Multiple devices of the same type should be assigned vectors sequentially. Table A-2 shows the floating vector ranking assignment sequence.

Table A-2 Floating Vector Ranking Sequence

Rank	Option	Decimal Size	Octal Modulus
1	DC11	4	10*
1	TU58	4	10*
2	KL11	4	10**
2	DL11-A	4	10**
2	DL11-B	4	10**
2	DLV11-J	16	10**
2	DLV11, DLV11-F	4	10**
3	DP11	4	10
4	DM11-A	4	10
5	DN11	2	4
6	DM11-BB/BA	2	4
7	DH11 modem control	2	4
8	DR11-A, DRV11-B	4	10
9	DR11-C, DRV11	4	10
10	PA611 (reader+punch)	8	10
11	LPD11	4	10
12	DT07	4	10
13	DX11	4	10
14	DL11-C	4	10
14	DL11-D	4	10
14	DL11-E/DLV11-E	4	10
15	DJ11	4	10
16	DH11	4	10
17	GT40	8	10
17	VSV11	8	10

* There is no standard configuration for systems with both a DC11 and TU58.

** A KL11 or DL11 used as the console uses a fixed vector.

Table A-2 Floating Vector Ranking Sequence (Cont)

Rank	Option	Decimal Size	Octal Modulus
18	LPS11	12	10
19	DQ11	4	10
20	KW11-W, KWV11	4	10
21	DU11, DUV11	4	10
22	DUP11	4	10
23	DV11+modem control	6	10
24	LK11-A	4	10
25	DWUN	4	10
26	DMC11	4	10
26	DMR11	4	10 (DMC before DMR)
27	DZ11/DZV11, DZS11/DZ32	4	10 (DZ11 before DZ32)
28	KMC11	4	10
29	LPP11	4	10
30	VMV21	4	10
31	VMV31	4	10
32	VTV01	4	10
33	DWR70	4	10
34	RL11/RLV11	2	4 (after the first)
35	TS11	2	4 (after the first)
36	LPA11-K	4	10
37	IP11/IP300	2	4 (after the first)
38	KW11-C	4	10
39	RX11/RX211 RXV11/RXV21	2	4 (after the first) (RX11 before RX211)
40	DR11-W	2	4
41	DR11-B	2	4 (after the first)
42	DMP11	4	10
43	DPV11	4	10
44	ML11	2	4 (MASSBUS device)
45	ISB11	4	10
46	DMV11	4	10
47	DEUNA (REVC)***	2	4 (after the first)
48	UDA50	2	4 (after the first)
49	DMF32	16	4
50	KMS11	6	10
51	PCL11-B	4	10
52	VS100	2	4

* There is no standard configuration for systems with both a DC11 and TU58.

** A KL11 or DL11 used as the console uses a fixed vector.

*** DEUNA (REVB) Decimal=4 Octal=10.

A.3 DEVICE AND VECTOR ADDRESS ASSIGNMENT EXAMPLES

Example 1

The first device requiring address assignment is a DH11 (number 2 in the device address assignment sequence and number 16 in the vector address assignment sequence).

The devices to be assigned addresses are:

2 DH11	1 DMR11
2 DQ11s	1 DEUNA
1 DUP11	

Option	Device Address	Vector Address	Comment
	760010		Gap left for DJ11 (number 1 on device address assignment sequence) which is not used
DH11	760020	300	First DH11
DH11	760040	310	Second DH11
	760060		Gap between last DH11 used and the next device
DQ11	760070	320	First DQ11
DQ11	760100	330	Second DQ11
	760110		Gap between last DQ11 used and the next device
	760120		Gap left for DU11s is not used
DUP11	760130	340	Only one DUP11
	760140		Gap left between DUP11 and next device
	760150		Gap left for LK11-As is not used
DMR11	760160	350	Only one DMR11
	760170		Gap left after the last device with a floating address assignment (in this case, the DMR11) to indicate that none follows
DEUNA	774510	120	First DEUNA uses fixed device and vector addresses

Example 2

The devices to be assigned addresses are:

1 DJ11	2 DUP11s
1 DH11	2 DMR11s
2 DQ11s	2 DEUNAs

Option	Device Address	Vector Address	Comment
DJ11	760010	300	Only one DJ11
	760020		Gap left between DJ11 and the next device
	760030		Gap - The next device, a DH11, must start on an address boundary that is a multiple of 20
DH11	760040	310	Only one DH11
	760060		Gap left between DH11 and the next device
DQ11	760070	320	First DQ11
DQ11	760100	330	Second DQ11
	760110		Gap between last DQ11 used and the next device
	760120		Gap left for DU11s is not used
DUP11	760130	340	First DUP11
DUP11	760140	350	Second DUP11
	760150		Gap left between last DUP11 and the next device
	760160		Gap left for LK11-As is not used
DMR11	760170	360	First DMR11
DMR11	760200	370	Second DMR11
	760210		Gap left between last DMR11 and the next device
DEUNA	774510	120	First DEUNA uses fixed device and vector addresses
DEUNA	760450	400	Second DEUNA uses floating device and vector addresses
	760460		Gap left after the last device with a floating address assignment (in this case, the second DEUNA, to indicate that none follows)

APPENDIX B

REMOTE BOOT AND DOWN-LINE LOAD

B.1 INTRODUCTION

The remote boot and down-line load features implemented in the DEUNA are used to allow the PDP-11 system in which the DEUNA is installed to be booted and to load a system image into the processor. This function is useful with systems requiring remote booting and loading of their system images. Figure B-1 shows a basic PDP-11 system with a DEUNA.

For more information on remote boot and down-line load, refer to Section 4.10.2.




Figure B-1 PDP-11 System

B.2 SYSTEM CONFIGURATION GUIDELINES

When configuring a system to be remote booted and/or down-line loaded use the following guidelines:

1. System Processor
 - a. When ACLO is asserted on the UNIBUS, the processor must be set up to assert DCLO (power-fail sequence).
 - b. When DCLO is asserted, the processor is initialized and then HALTED. For a boot from ROM function, the processor should start to execute from the boot ROM on the system boot module.

2. System Boot Module (except for boot from boot ROM)

- a. Disable power-up boot.
- b. Disable system self-test.

NOTE

When configuring a system to meet these guidelines, refer to the processor and boot module manuals for the system.

Table B-1 summarizes the system configuration guidelines.

Table B-1 Remote and Down-Line Load Configuration Guidelines

DEUNA Boot Function	Boot Module	Processor
Boot with ROM	Configure for boot from ROM	ACLO → DCLO Boot from ROM
Remote Boot	Disable boot on power up Disable system self-test	ACLO → DCLO Initialize and HALT
Remote/Power-up Boot	Disable boot on power up Disable system self-test	ACLO → DCLO Initialize and HALT

B.3 REMOTE BOOT DISABLED

Remote boot is disabled when the BOOT SEL switches are configured as follows:

BOOT SEL 0 = ON
BOOT SEL 1 = ON

When remote boot is disabled, the system processor can only be booted by the DEUNA via a BOOT port command. It cannot be booted via a boot request from another node on the ETHERNET.

B.4 REMOTE BOOT WITH SYSTEM LOAD

Remote boot with system load is enabled when the BOOT SEL switches are configured as follows:

BOOT SEL 0 = ON
BOOT SEL 1 = OFF

When remote boot with system load is selected, the DEUNA accepts a boot message received on the ETHERNET, boots the system processor and down-line loads the system image.

When a boot message for system boot is received from another station on the ETHERNET (NI), the DEUNA performs the following (see Figure B-2).

1. Boot message is received by DEUNA.
2. The DEUNA checks the verification code, message type, etc.
3. The DEUNA transfers a program from ROM via DMA to system memory.
4. The DEUNA asserts ACLO. This simulates a power fail to the system.
5. The DEUNA sends a program request message onto the NI and waits for a memory load with transfer address. The program request message is sent every five seconds for the first eight messages, then every 30 seconds until the memory load with transfer address is performed.
6. The DEUNA checks the memory load message, transfers it to WCS, then executes the instructions starting at the transfer address.

The program loaded into WCS is the secondary loader. This loader is used to bring a tertiary loader into system memory. The tertiary loader is used to load the system image.




Figure B-2 Remote Boot with System Load Functional Flow

B.5 REMOTE BOOT WITH ROM

When remote boot with ROM is selected, the DEUNA accepts a boot message received on the ETHERNET, then boots the system via ROM-based instructions contained on the system boot module.

Remote Boot with ROM is selected when the boot select switches are configured as follows:

BOOT SEL 0 = OFF
BOOT SEL 1 = ON

When a boot message for system boot is received from another station on the NI, the following sequence occurs (Figure B-3):

1. The DEUNA checks the verification code, message type, etc..
2. The DEUNA asserts ACLO; this simulates a powerfailure to the system.
3. The system then performs a power-up boot using the ROM-based boot program.
4. The boot program, in addition to booting the system, should:
 - Self-test the system
 - Issue a **BOOT** port command to the DEUNA
5. The DEUNA will then enter the primary load state.




Figure B-3 Remote Boot with ROM Functional Flow

B.6 REMOTE BOOT/POWER-UP BOOT WITH SYSTEM LOAD

When the DEUNA is configured for Remote Boot/Power-Up Boot with System Load, the DEUNA can boot and perform a system load over the ETHERNET in 2 ways:

1. On system power-up
2. On receipt of boot message over the ETHERNET

The boot select switches on the port module of the DEUNA are configured as follows:

BOOT SEL 0 = OFF
BOOT SEL 1 = OFF

When the system is powered up, the DEUNA performs the following (Figure B-4):

1. Transfers a program from ROM via DMA to system memory.
2. Assert ACLO; this simulates a powerfailure to the system.
3. Sends a program request message onto the NI and wait for a memory load with the transfer address. The program request message is sent every five seconds for the first eight messages, then every 30 seconds until the memory load with transfer address is performed.
4. Checks the memory load message, transfers it to WCS, then executes the instructions starting at the transfer address.

The program loaded into WCS is the secondary loader. This loader is used to bring a tertiary loader into system memory. The tertiary loader is used to load the system image.

When the DEUNA receives a boot message from another station on the ETHERNET, it functions in the same manner as a Remote Boot with System Load. Refer to Section B.3 of this appendix for a description of this function.




Figure B-4 Power-Up Boot with System Load Functional Flow

APPENDIX C

NETWORK INTERCONNECT EXERCISER

C.1 INTRODUCTION

The Network Interconnect Exerciser (NIE) provides a VAX-11 Level 2R and a PDP-11 standalone diagnostic exerciser for ETHERNET networks. The NIE determines node ability on the network and provides the operator with error analysis. Node installation, verification, and problem isolation can be performed using the NIE.

The NIE is divided into two parts:

- **Default Section** (also called operator intervention section) – This section allows the operator to use the NIE in different modes (for example, size-NI, use loop assist, or full assistance testing of all nodes). This section is operator driven, with the operator selecting the tests and the testing parameters.
- **Unattended Mode** – This mode collects a table of node addresses, then tests the nodes selected using the low level maintenance functions of the DEUNA.

The memory size of the node running the NIE determines how many nodes can be selected for testing at one time. Only current summary information is maintained to retain the maximum number of physical addresses.

The total execution time depends on many factors, such as number of nodes on the NI, the response time of a remote node to a loopback request, message sizes, and other operator-dependent factors.

The VAX-11 version of the exerciser (EVDWC REV *.*) runs on all VAX-11 processors. It is a level 2R diagnostic and uses the VMS DEUNA Driver and the VAX-11 Diagnostic Supervisor (VDS).

The PDP-11 version of the NIE (CZNID*) uses the Diagnostic Runtime Services (DRS) and runs on any PDP-11 UNIBUS type processor.

The NIE runs concurrently with DECnet software. The NIE uses two NI protocol types: loopback and remote console. The operator may be required to run NCP to modify certain DECnet parameters before all parts of the NIE can be run successfully. Certain other restrictions (for example, buffer size) also apply when running DECnet.

Running the NIE increases the traffic on the NI. If more than one copy is running simultaneously, normal operation on the NI could be severely affected.

C.2 RUN-TIME ENVIRONMENT REQUIREMENTS

The VAX-11 Level 2R NIE (EVDWC REV *.*) runs in the standard environment supported by the VAX-11 Diagnostic Supervisor.

- Hardware Required

- VAX-11 processor
256Kb memory
UNIBUS adapter
DEUNA connected to an NI

- Software Required

- VMS Operating System (Version 3.0)
DEUNA Driver
VAX-11 Diagnostic Supervisor (REV 6.5 or later)

The PDP-11 standalone NIE (CZNID*) runs in the standard environments supported by the PDP-11 Diagnostic Run-Time Services (DRS).

- Hardware Required

- UNIBUS PDP-11 system
32Kb memory
DEUNA connected to an NI

- Software Required

- Diagnostic Runtime Services (DRS)

C.3 FUNCTIONAL DESCRIPTION


C.3.1 Unattended Mode

The Unattended Mode allows testing of the NI without operator interaction. Default parameters are used for the tests; the tests share a table of physical addresses of the nodes to be tested.

C.3.1.1 Build – The Build subroutine collects the physical addresses of all DEUNA on the NI.

C.3.1.2 Direct Loop Message Test – The ability of a node to respond to a loopback request is checked. A single loop request is sent to each of the nodes identified by the operator for testing. This message uses the minimum size buffer (36 bytes) and waits for a maximum of eight seconds for a reply. Three attempts are made to contact each node.

The structure of the Loop Message and an example of Direct Loopback testing is shown in Figure C-1. For direct looping, a Reply Message is encapsulated in a Forward Message. The Forward Message is sent by the NIE to the target node. The target node receives the Forward Message, extracts the Reply Message, and sends the Reply Message back to the NIE.



TK-9722

Figure C-1 Direct Loop Message Test Example

C.3.1.3 Pattern Test – This test sends six different loop direct messages to each node contained in the node table. Each of the six pattern types is used. During this test, each node will loopback one of the message types in the default section. The operator-directed section allows selection of the pattern to be used. Refer to Table C-1 for the Message Pattern Test types.

Table C-1 Message Pattern Test Message Types

Message Type	Message Pattern
Alphanumeric	!“#\$%&’()*+,-./0123456789;:=)?\abc etc.
Ones	Message of all 1s (1111111111111111
Zeros	Message of all 0s (0000000000000000
1Alt	Message of alternating 1s and 0s (10101010101010
0Alt	Message of alternating 0s and 1s (01010101010101
CCITT	“CCITT” pseudo-random test pattern
Operator selected*	Operator-chosen data pattern of less than 72 characters using A-Z, 0-9, and spaces (not used in pattern test).

* The operator-selected pattern is only available in the operator-directed section.

C.3.1.4 Multiple Message Activity Test – This test uses the direct loop maintenance feature to create a large volume of NI traffic. Loopback requests are sent to a subset of the total available nodes (for example, 10). Responses are received from all nodes, but to save overhead, the data field for only one of the nodes is checked for correctness. Upon successful reception, another node is selected (from the group of ten) and testing continues until all nodes from that group have been tested. Then testing continues with another group.

NOTE

This test causes multiple collisions on the NI and could affect the overall performance of the NI while running.

C.3.2 Operator-Directed Section

Selecting tests and test parameters is controlled by a command line interpreter (CLI). Section C.3.2.1 describes the commands an operator can issue when the operator-directed section is started.

C.3.2.1 Operator Conversation – This test uses nodes identified for testing by the operator as target and loop assist nodes (node-pair) and performs testing according to operator input or according to default parameters.

Using the proper commands, the operator can streamline the exerciser to test a particular node-pair. The test could be simple, using the default parameters of message numbers, message length, and data patterns, or more complex, using several messages, various message lengths, and different data patterns.

Only enough letters to make the command unique need be typed by the operator. Table C-2 summarizes the available commands.

Table C-2 Operator Command Summary

Command	Description
Help or ?	Displays a brief summary of NIE commands. There are no arguments. Format: NIE>Help or NIE>? On VAX-11 systems, more extensive help information is available through the Help facility of the Diagnostic Supervisor. On PDP-11 systems, include more information (NIE>Help) to the operator-directed interface.
EXIT	Returns the operator to the Diagnostic Supervisor (either DR> or DS>). No switches or qualifiers. Format: NIE>Exit

Table C-2 Operator Command Summary (Cont)

Command	Description
SHOW	Prints physical addresses of nodes selected for testing and message parameters (either default or operator input). Format: NIE)Show <argument>
Show Nodes	Lists all nodes in the Node table, including a physical address and a logical name assigned to the node by the NIE. Can be referenced by either physical address or the logical name. Logical names are assigned as N1, N2, N3, etc. The table also identifies the node as target or assist node as assigned by the operator. Unassigned nodes default to target.
Show Message	Lists the message type, message size, and message numbers currently selected.
Show Counters	Lists the counters of the host node.
RUN	Executes the test specified by the argument. Format: NIE)Run <argument>/Pass=nm
Run Direct/pass=nm	Selects the test described in Section C.3.1.2.
Run Looppair/pass=nm	Selects the test described in Section C.3.2.4.
Run Pattern/pass=nm	Selects the test described in Section C.3.1.3.
Run All/pass=nm	Selects the test described in Section C.3.2.5. Allows the operator to select the number of passes for the selected test. If -1 is specified, the test runs continuously. Default=1.
MESSAGE	Allows the operator to change the default parameters of message type, message size, and message number. Format: NIE)Message=type/size=n/copies=n

Table C-2 Operator Command Summary (Cont)

Command	Description
Message/type/size=n/copies=m	<p>Message types are explained in Table C-1.</p> <p>Message size is variable between 32 and 1466 bytes.</p> <p>Message copies = number of times the message is to be transmitted (1 to 10).</p>
NODE	<p>Allows the operator to enter nodes for testing.</p> <p>Format: NEI>Nodes addr/type</p>
Node adr/Target	Adr argument is the physical address of the node on the NI.
Node adr/Assist	The type argument can be either target or assist. This information is used for the Looppair test and is ignored for the All node test. If this argument is not specified, the default of target is used.
SUMMARY	<p>Prints the summary message of conditions and errors as a result of testing (see Section C.3.2.6).</p> <p>The same summary information can be obtained by typing Summary (VAX-11 system) or Print (PDP-11 system). There are no switches or qualifiers for the Summary command.</p> <p>Format: NIE>Summary</p>
BUILD	<p>Builds a table of nodes described in Section C.3.2.2. No switches or qualifiers. To list the node table built from this section, use SUMMARY or SHOW NODES.</p> <p>Format: NIE>Build</p>
CLEAR	Format: NIE>Clear <argument>
Clear Node/adr	Removes a node from the node table.
Clear Node/all	Clears the node table.
Clear Message	Resets the message parameters to the default state.
Clear Summary	Clears the node summary table.

Table C-2 Operator Command Summary (Cont)

Command	Description
IDENTIFY adr*	<p>Performs a request ID to the address included in the command line (see Section C.3.2.3). The argument adr should be a physical address.</p> <p>Format: NIE>Identify adr</p>
SAVE	<p>Saves the contents of the node table. For VAX-11 version of the NIE, the table is saved in file NIE.TBL. The PDP-11 NIE copies the node table into a secondary buffer within the diagnostic. The primary node table can then be modified without destroying the secondary node table. Use UNSAVE to restore the primary table.</p> <p>Format: NIE>Save</p>
UNSAVE	<p>Restores the contents of the node table. The VAX-11 version reads the most recent version of the file NIE.TBL. The PDP-11 version reads the node table from the secondary buffer into the primary buffer.</p> <p>Format: NIE>Unsave</p>


* adr is the physical address of a node on the NI.

C.3.2.2 Collect IDs (Build) – DEUNA nodes transmit a system ID message every eight to ten minutes. It is possible to identify all nodes on the NI and build a table of nodes by listening for the ID messages.

An estimated 40 minutes is required to collect a complete list of nodes on the NI. This test listens for IDs and builds a configuration table until a new node has not been added for 10 minutes or until the build is stopped by the operator. The maximum number of nodes in the node table is 100.

C.3.2.3 Request ID – In response to the operator-directed command IDENTIFY, a request ID is generated to the physical address identified as part of the command line. Three attempts are made to contact the node, and failure is reported to the operator. The information contained in the returned ID message is reported to the operator.


C.3.2.4 Pair-Node Testing – Using the operator-directed interface, the operator enters a pair of nodes for testing. One node is the target node and the other node is the loop assist node. This test uses the loop assist function of the DEUNA. This test can be run without running other parts of the NIE. Therefore, it is necessary to run the full range of loop testing to determine the node with problems. Each node is fully tested using transmit assist, receive assist, and full assist loopback testing. For examples of these tests and message formats, see Figures C-2, C-3, and C-4.



NOTE: NUMBERS INDICATE SEQUENCE IN WHICH MESSAGES ARE SENT

TK-0723


Figure C-2 Transmit Assist Loopback Testing Example



NOTE: NUMBERS INDICATE SEQUENCE IN WHICH MESSAGES ARE SENT

TK-0724

Figure C-3 Receive Assist Loopback Testing Example



NOTE: NUMBERS INDICATE SEQUENCE IN WHICH MESSAGES ARE SENT

TK-9728

Figure C-4 Full Assist Loopback Testing Example

C.3.2.5 NI All Node Communications Test (End-to-End) – The All node test begins by doing a direct loop to all nodes in the table. If there is a single failure of this portion of the direct test, the All node test is aborted. The operator can then remove the offending node from the table, and restart the test.

Testing all nodes contained in the configuration table is performed using default parameters or operator input parameters. This test provides the most comprehensive testing of the NI. Testing is performed two nodes at a time by attempting two-way communication with a pair.

It is not possible to identify end nodes of an NI segment. Therefore, a test matrix is developed to assure that both end nodes have communicated. Testing each pair of nodes in a predetermined sequence assures that nodes physically positioned at opposite ends of a segment have been tested. This test occupies the longest test time of the NIE.

The formula for determining the number of subtests required is $(n(n-1))/2$. Figure C-5 is an example of a network with eight nodes. The number of subtests is $7(7-1)/2 = 21$ ($n=7$ because it is not necessary to include the node running the exerciser.) To be certain of covering the entire NI, subtests need to be performed (see Table C-3).




Figure C-5 Example Test Configuration for All Node Communications Test

Table C-3 All Node Communications Testing Matrix

1-2	2-3	3-4	4-5*	5-6	6-7
1-3	2-4	3-5	4-6	5-7	
1-4	2-5	3-6	4-7		
1-5	2-6	3-7			
1-6	2-7				
1-7					

*Complete end-to-end testing occurred at this point; however, there is no way for the NIE to know this happened.

C.3.2.6 Summary Log – A log of events is maintained during testing for both the default and operator-directed sections. The Summary command is used to print the summary under the operator-directed section. The Summary Log is cleared when a Start or Restart is executed. The information maintained in the summary section is described in Table C-4.

Table C-4 Summary Information

Name	Description
Node Physical Address	The physical address of the node on the NI.
Receives Not Complete	The number of packets transmitted without a corresponding reply.
Receives Complete	The number of packets transmitted and received successfully. (Note that messages sent do not always equal messages received if there are problems with the node or if traffic is high enough to cause dropped packets.)
Data Length Error	Number of packets with the bytes expected not equaling the number of bytes received.
Data Comparison Errors	Number of bytes received in error.
Bytes Compares	The number of bytes of data compared.
Bytes Transferred	The number of bytes transmitted to a node (data and header).

APPENDIX D

VECTOR ADDRESS (REVB)

D.1 VECTOR ADDRESS ASSIGNMENT

Assign the DEUNA a vector address from the reserved vector area of memory address space. The first DEUNA being installed in a system must be assigned the vector 120. For the second, and any subsequent DEUNA being installed in the same system, the vector address must be selected from the floating vector area of reserved vector address space. The vector address is assigned by configuring switch pack E62 on the M7792 port module to the desired vector.

D.1.1 First DEUNA Vector Address (120) – Assign vector address 120 to the first DEUNA in the system by configuring S1-S6 of switch pack E62, on the M7792 port module, as shown below. Note that this vector is also used by the XY11. Refer to Figure D-1 for the location of E62 on the M7792 module.

M7792 - E62					
S1	S2	S3	S4	S5	S6
ON	OFF	ON	OFF	ON	ON

D.1.2 Second DEUNA Vector Address (Floating Vector) – Assign a vector to the second (or subsequent) DEUNA by configuring S1-S6 of switchpack E62, on the M7792 port module, to the desired vector determined from the floating vector allocation. Refer to Table D-1 for the correlation between switch number and address bit. The ranking vector address assignment of the DEUNA is forty-seven (47). Refer to Appendix A for more information on floating vector allocation.

Table D-1 Floating Vector Assignment

MSB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	LSB
	0	0	0	0	0	0	0	SWITCH PACK E62						1/0	0	0
SWITCH NUMBER	S6	S5	S4	S3	S2	S1	FLOATING VECTOR									
	OFF	OFF				OFF	300									
	OFF	OFF				OFF	310									
	OFF	OFF				OFF	320									
	OFF	OFF				OFF	330									
	OFF	OFF				OFF	340									
	OFF	OFF				OFF	350									
	OFF	OFF				OFF	360									
	OFF	OFF				OFF	370									
	OFF	OFF				OFF	400									
	OFF	OFF				OFF	500									
	OFF	OFF				OFF	600									
	OFF	OFF				OFF	700									

NOTE: SWITCH OFF (OPEN) PRODUCES LOGICAL ONE ON THE UNIBUS.

TK-9761




Figure D-1 M7792 Port Module Physical Layout

NOTE

An OFF (open) switch produces a logical one (1) on the UNIBUS circuit.

D.2 BOOT OPTION SELECTION (PDP-11 HOST SYSTEMS ONLY)

The DEUNA provides for remote booting and down-line loading of PDP-11 family host systems. These functions are switch selectable via two boot option select switches located on switch pack E62 on the M7792 port module.

NOTE

**Refer to Appendix B for additional information on
DEUNA remote booting and down-line loading.**

When installing a DEUNA in a PDP-11 family host system, configure switches S7 and S8 on switch pack E62 (M7792 module) for the boot function desired. Table D-2 lists the switch settings and corresponding boot option functions. Refer to Figure D-1 for the location of E62 on the M7792 module.

When installing a DEUNA in a VAX-11 family host system, set both S7 and S8 on E62 (M7792 module) to the ON (disabled) position.

NOTE

**An OFF (open) switch produces a logical one (1).
This is the ENABLED state of the switch function.**

Table D-2 Boot Option Selection (M7792 E62 - S7 & S8)

BOOT SEL 1	BOOT SEL 0	Function
ON*	ON*	Remote boot disabled
OFF	ON	Remote boot with system load
ON	OFF	Remote boot with ROM
OFF	OFF	Remote boot with power-up boot and system load

* Switch settings for a DEUNA installed in a VAX-11 system.

D.3 SELF-TEST LOOP (FOR MANUFACTURING USE)

The self-test loop is provided on the DEUNA for use during manufacture testing. This is a switch selectable feature that allows the on-board self-test diagnostic program, once it is initiated, to continuously loop itself. This feature is controlled by S9 on switch pack E62 on the M7792 port module and should be disabled during installation.

When installing a DEUNA, disable the self-test loop feature by setting S9 on switch pack E62 (M7792 module) to the ON (closed) position, as indicated in Table D-3. Refer to Figure D-1 for the location of E62 on the M7792 module.

Table D-3 Self-Test Loop Switch (M7792 E62 – S9)

Position	Function
ON* (closed)	DISABLED
OFF (open)	ENABLED

* Switch setting for field operation.

APPENDIX E

DEUNA MICROCODE ECO PROCESS

E.1 INTRODUCTION

The microcode ECO process allows for the microcode of the DEUNA to be updated as network improvements are made. The support for microcode ECO's is as follows:


- Microcode ECO's will be included in system distribution kits and autopatch kits.
- A system utility will be provided that automatically reloads the patches on: reboot, recovery from power failures, and software execution of the self-test microcode.

The following sections explain the format of the ECO patch file and the programming steps required to load the patch into the DEUNA and execute it.

E.2 PATCH FILE FORMAT

The patch file consists of the standard RSX label blocks which are followed by data blocks. The format of the patch file is as follows:


1. Two label blocks called LABEL BLOCK 0 AND LABEL BLOCK 1 (Figure E-1).



NOTE: BLOCK = DISK BLOCK
TK-10110

Figure E-1 Patch File Format

2. The two label blocks are followed by the data blocks. Each data block may contain a number of micro-code patches (Figure E-2). The last "patch" of the last data block in the file will contain a Byte Count of -1 and the DEUNA Start Address.



TK-10111

Figure E-2 Data Block Format

NOTE

No patch can extend over a single block of the file Data Block. This means that large changes in the microcode will have to be divided into a series of smaller changes, so that they each fit into a single Data Block.

There can be unused space at the end of each Data Block. This space will be filled with 0's.

E.3 PATCH PROCEDURE

The procedure for loading and executing a patch to the DEUNA microcode is as follows:

1. The DEUNA must be in the READY state.
2. Use the LOAD Ancillary Command (21) to load each patch into the DEUNA. The byte count and Internal load address supplied in each patch are used to set up the LOAD command.
3. Repeat the previous step until all the patches, contained in the file, are loaded into the DEUNA.
4. Using the DEUNA Starting Address supplied in the last patch, issue the LOAD and START MICRO-ADDRESS Ancillary Command (1) to execute the patch.

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc? Is it easy to use? _____

What features are most useful? _____

What faults or errors have you found in the manual? _____

Does this manual satisfy the need you think it was intended to satisfy? _____

Does it satisfy your needs? _____ Why? _____

Please send me the current copy of the *Documentation Products Directory*, which contains information on the remainder of DIGITAL's technical documentation.

Name _____ Street _____
Title _____ City _____
Company _____ State/Country _____
Department _____ Zip _____

Additional copies of this document are available from:

Digital Equipment Corporation
Accessories and Supplies Group
P.O. Box CS2008
Nashua, New Hampshire 03061

Attention: Documentation Products
Telephone: 1-800-258-1710

Order No. EK-DEUNA-UG-001